Sony NW-A1000 Service Manual page 45

Hide thumbs Also See for NW-A1000:
Table of Contents

Advertisement

Pin No.
Pin Name
89
SDATAO1
90
GNDIO1
91
MULTI_SO
92
DEN_SI0
93
WAKEUP_DEN
94
DEN_SERQ
95
DEN_PCMDI
96
XRESET_DEN
97
VCCIO1
98
TDO
99
VCC
100
GND
101
DEN_BCK0
102
XINT_DEN
103
DEN_PCMD0
DEN_DATA_RDY
104
105
DEN_SCS0
106
DEN_LRCK0
107
GNDIO1
108
VCCIO1
109
FRES_RXW
110
IIS_CLR_IN
FRES_A3,
111, 112
FRES_A2
113
FRES_XOE
114
FRES_A1
115
FRES_XCS1
116
FS256
117
VCC
118
NC
119
SCLK3
120
DENDE_SS
121
DATA_READY
122
SDATAI3
123
LRCK3
124
XINT_DENDE
125
VCCIO0
126
GNDIO0
127
FRES_D27
128
NC
129
FRES_D26
130
NC
FRES_D25,
131, 132
FRES_D24
I/O
I
Audio data input from the main system controller
-
Ground terminal (for I/O)
I
Serial data input from the main system controller
O
Serial data output to the sub system controller
O
Wake-up signal output to the sub system controller
O
Interrupt request signal output to the sub system controller
O
Audio data output to the sub system controller
O
Reset signal output to the sub system controller "L": reset
-
Power supply terminal (+3V) (for I/O)
O
Data output terminal (for JTAG) Not used
-
Power supply terminal (+1.8V) (for core)
-
Ground terminal
I
Bit clock signal input from the sub system controller
I
Interrupt request signal input from the sub system controller
I
Audio data input from the sub system controller
I
Ready signal input from the sub system controller
I
Chip select signal input from the sub system controller
I
L/R sampling clock signal input from the sub system controller
-
Ground terminal (for I/O)
-
Power supply terminal (+3V) (for I/O)
I
Read/write control signal input from the main system controller
I
IIS CLR control signal input terminal
I
Address signal input from the main system controller
I
Read signal input from the main system controller
I
Address signal input from the main system controller
I
Chip select signal input from the main system controller
I
11.2896 MHz clock signal input from the main system controller
-
Power supply terminal (+1.8V) (for core)
-
Not used
O
Bit clock signal output to the main system controller
O
Interrupt permission signal output to the main system controller
O
Ready signal output to the main system controller
O
Audio data output to the main system controller
O
L/R sampling clock signal output to the main system controller
O
Interrupt request signal output to the main system controller
-
Power supply terminal (+3V) (for I/O)
-
Ground terminal (for I/O)
Two-way data bus with the USB controller, main system controller, SD-RAM and NOR flash
I/O
memory
-
Not used
Two-way data bus with the USB controller, main system controller, SD-RAM and NOR flash
I/O
memory
-
Not used
Two-way data bus with the USB controller, main system controller, SD-RAM and NOR flash
I/O
memory
Description
NW-A1000
45

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents