Block Diagram - Cd Section - Sony HCD-J300 Service Manual

HCD-J300
Q Q
7-2. BLOCK DIAGRAM – CD SECTION –
3 7 6 3 1 5 1 5 0
OPTICAL PICK-UP
BLOCK
VC
VCC +5V
A
B
C
D
E
F
Q101
LD
LD
DRIVE
GND
T E
L 1 3 9 4 2 2 9 6 5 1 3
PD
VR
F+
F-
T+
T-
SLED
MOTOR
SPINDLE
MOTOR
w w w
+5V
Q102
SWITCH
IC103
RF AMP
27 VC
26
RFC
25 VFC
6 A RFAC 15
7
B RFDCO 28
8 C
9 D FE 16
10 E TE 18
11 F
1 LD SW 12
+3.3V
FEI 17
RFDCI 29
S101
2 PD
LIMIT
IN
SWITCH
IC702
MOTOR/COIL DRIVE
14
VO1(+) OPIN1(+) 2
13 VO1(-) OPIN1(-) 3
11 VO2(-) OPIN2(+) 5
12
VO2(+) OPIN(2-) 6
15 VO4(+) OPIN4(+) 27
M
16 VO4(-) OPIN4(-) 26
18 VO3(-) OPIN3(-) 23
M
17 VO3(+)
STBY1 9
STBY2 20
x a o
y
. i
http://www.xiaoyu163.com
IC551
DIGITAL
OPTICAL
IN
IC101
DIGITAL SERVO,
DIGITAL SIGNAL PROCESSOR
D OUT 64
50 RFAC
43
RFDC
MASTER CONTROL
39 FE
41 TE
40 SE
CTRL1(1-2)
XTSL 69 3 XTSL
DATA
DATA 4 34 CD-DATA
CLK
CLOK 6 27 CD-CLK
Q Q
3 7 6
XLT
26 SSTP
22
XLAT 5 XLT
SQSO
SQSO 76 32 SQ-DATA-IN
SENS
SENS 7 23 SENS
SCLK
33
FFDR SCLK 8 33 SQ-CLK
SQCK 77
SCOR
34 FRDR
SCOR 15 19 SCOR
31 TFDR
XTAI 71
X101
32
TRDR
33.8MHz
XTAO
72
29 SFDR
30 SRDR
XRST 2
25 MDP
LDON
25 LDON
XRST
39 CD_XRST
PWM1
28 BU_PWM 1
PWM2
26 BU_PWM 2
PWM3
u 1 6 3 24
BU_PWM 3
.
42 42
http://www.xiaoyu163.com
2 4
8 9 9
IC503
SELECTOR
1
3
2
4
6 DIN
A
5
9
8
10
12
11
13
IC306(1/3)
OPT-SEL 21
3 1 5 1 5 0 8 9 2
• Signal Path
: CD (DIGITAL)
:DIGITAL IN (OPTICAL)
m
c o
+3.3V
2
8 9 9
MD
SECTION
(Page 44)
4 9 8 2 9 9
Q103,D101
+3.3V
+5V
REG