Yamaha MDX-E100 Service Manual page 28

Hide thumbs Also See for MDX-E100:
Table of Contents

Advertisement

MDX-E100
IC1201 : LR376484
ATRAC Encoder/Decoder
No.
Pin Name
35
RAA7
36
RAA8
37
RAOEX
38
DGND
39
RACASX
40
RAD2
41
RAD3
42
RAA9
43
RARASX
44
RAWEX
45
RAD1
46
RAD0
47*
TCRS
48*
ACRCER
49*
PLCK
50
EFM0
51*
X700KO
52*
EXPORT0
53*
EXPORT1
54*
TESO1
55
TEST3
56
TEST4
57
CDDATA
58
CDLRCK
59
CDBCLK
60
VXI
61*
VPO
62
VDD1
63
DGND
64
XI
65
XO
66
DIN
67
DOUT
68
VDD3
69
DGND
70
LRCK
71
BCLK
72
DFCK
73
ADDATA
74
DADATA
75*
FEMON
76*
TOTMON
77*
TEMON
78
SBCK
79
SBO
80
SBSY
81
SFSY
82
FOK
83
SENSE
84
COUT
85
MCCK
86
DINTX
87
VDD1
88
DGND
89
RSTX
90
SYD0
91 - 96 SYD1 - SYD6
97
SYD7
98
SYWRX
99
SYRDX
100
SYRS
The * marked terminal is a terminal which is not connected externally (open terminal).
(Note) Set RSTX to "L" when or after turning on the power supply.
27
I/O
O
Address output to external D-RAM. ADR7
Address output to external D-RAM. ADR8
O
Data output enable signal output to external D-RAM
O
Ground terminal for digital section
Column address strobe signal output to external D-RAM
O
Data input/output with external D-RAM. D2
I/O
Data input/output with external D-RAM. D3 (MSB)
I/O
Address output to external D-RAM. ADR9
O
Low address strobe signal output to external D-RAM
O
Data write enable signal output to external D-RAM
O
I/O
Data input/output with external D-RAM. D1
Data input/output with external D-RAM. D0 (LSB)
I/O
Track cross signal
O
CRC error flag monitor output of ADIP
O
EFM PLL clock output during reproduction
O
EFM signal output during recording and C1F (C1 error flag) monitor output during reproduction
O
Clock output. f=705.6KHz. No clock output when RSTX=0.
O
Microporcessor expansion output port 0
O
O
Microprocessor expansion output port 1
O
Microprocessor expansion output port 2 when switching PLLLR.
Microprocessor expansion output port 3 when switching PLLOSC.
I/O
Microprocessor expansion output port 4 when switching EXTCLK.
I/O
CD data input for high speed dubbing. Microprocessor expansion output port 5 when switching.
I/O
CD LR clock input for high speed dubbing. Microprocessor expansion output port 6 when switching.
I/O
CD bit clock input for high speed dubbing. Microprocessor expansion output port 7 when switching.
I/O
I
PLL clock input for variable pitch.
PLL phase error output for variable pitch.
O
Power supply terminal for digital section
Ground terminal for digital section
Oscillation circuit input. 33.8688MHz
I
O
Oscillation circuit output. 33.8688MHz
Digital input signal
I
Digital output signal
O
Power supply terminal for internal PLL
Ground terminal for digital section
Output terminal for switching music data to Lch, Rch
O
Shift clock for music data
O
Clock for AD/DA converter digital filter. 256Fs
O
Voice data input
I
Voice data output
O
Focus error signal monitor output
O
Total signal monitor output
O
O
Tracking error signal monitor output
I
DIN sub-code reading clock. EIAJ CP-309 format
O
DIN sub-code serial data. EIAJ CP-309 format.
O
DIN sub-code block synchronous signal. EIAJ CP-309 format.
O
DIN sub-code frame synchronous signal. EIAJ CP-309 format.
Focus OK detect signal. "0": focus OK
O
Servo state detect signal. "1": Auto move, auto jump, auto focus being drawn in
O
Track cross signal output
O
Clock output for microprocessor. Clock output also when RSTX=0
O
Output terminal used to request interrupt into system control interface.
O
Power supply terminal for digital section
Ground terminal for digital section
Chip reset input. Reset at "L" (Note)
I
Data bus terminal of system control interface (LSB)
I/O
I/O
Data bus terminal of system control interface.
Data bus terminal of system control interface. (MSB)
I/O
Input terminal for register write pulse of system control interface
I
Input terminal for register read pulse of system control interface
I
I
Input terminal for register selection of system control interface
Function

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents