ARTERY AT32F403ARGT7 Manuals
Manuals and User Guides for ARTERY AT32F403ARGT7. We have 1 ARTERY AT32F403ARGT7 manual available for free PDF download: Reference Manual
ARTERY AT32F403ARGT7 Reference Manual (490 pages)
Brand: ARTERY
|
Category: Computer Hardware
|
Size: 6 MB
Table of Contents
-
ARM Cortex37
-
Bit Band38
-
Reset43
-
Flash Memory47
-
SRAM Memory49
-
Introduction52
-
Por/Lvr52
-
Power Domain53
-
Clock58
-
System Clock59
-
Interrupts60
-
Reset60
-
System Reset60
-
Unlock/Lock82
-
Unlock/Lock86
-
Introduction100
-
GPIO Structure100
-
GPIO Registers102
-
Introduction105
-
IOMUX Structure105
-
IOMUX Registers108
-
(Iomux_Exintc1)111
-
(Iomux_Exintc2)112
-
(Iomux_Exintc3)113
-
EXINT Registers122
-
Introduction124
-
Main Features124
-
Arbiter125
-
Errors127
-
Interrupts127
-
DMA Registers129
-
CRC Introduction137
-
CRC Registers137
-
C Interface139
-
I 2 C Interface140
-
Smbus151
-
C Debug Mode153
-
I 2 C Registers154
-
Mode Selector163
-
Introduction163
-
Introduction165
-
Configuration165
-
Transmitter166
-
Receiver166
-
I/O Pin Control169
-
USART Registers169
-
SPI Introduction175
-
SPI Description175
-
Crc178
-
DMA Transfer179
-
Transmitter180
-
Receiver180
-
Interrupt181
-
IO Pin Control181
-
Precautions182
-
S Introduction182
-
DMA Transfer188
-
Interrupts189
-
IO Pin Control189
-
SPI Registers190
-
Mode)190
-
Mode)193
-
Timer195
-
Count Clock196
-
Counting Mode196
-
Debug Mode197
-
Count Clock200
-
Counting Mode202
-
Debug Mode211
-
Tmrx Registers211
-
Count Clock224
-
Counting Mode225
-
Debug Mode229
-
Count Clock242
-
Counting Mode244
-
Debug Mode253
-
Debug Mode270
-
WWDT Registers270
-
WDT Introduction272
-
Debug Mode273
-
WDT Registers273
-
RTC Introduction275
-
RTC Structure275
-
RTC Interrupts277
-
RTC Registers278
-
BPR Introduction281
-
BPR Registers281
-
ADC Introduction285
-
ADC Structure285
-
Trigger288
-
Sequence Mode290
-
Repetition Mode291
-
Partition Mode291
-
Data Management292
-
Data Alignment292
-
Data Read292
-
Voltage Monitor292
-
Data Management293
-
ADC Registers296
-
DAC Introduction308
-
Design Tips308
-
Trigger Events309
-
DAC Registers311
-
(Dac_ Ddth12R)315
-
Can316
-
CAN Introduction316
-
Baud Rate316
-
Operating Modes321
-
Test Modes321
-
Error Management326
-
CAN Registers327
-
XMC Introduction342
-
XMC Architecture343
-
Block Diagram343
-
Address Mapping344
-
Nor/Psram345
-
Operation Mode345
-
Access Mode346
-
Multiplexed Mode359
-
Synchronous Mode361
-
Nand363
-
Operation Mode363
-
Access Timings364
-
ECC Computation366
-
XMC Registers366
-
(Xmc_Bk1Ctrl1)367
-
(Xmc_Bk1Ctrl4)368
-
SDIO Interface375
-
Erase379
-
Commands382
-
Response Formats385
-
SDIO Adapter388
-
Data BUF392
-
SDIO Registers394
-
SDIO Response 1397
-
USB Buffer405
-
SOF Output407
-
Suspend/Resume407
-
USBFS Interrupts407
-
USBFS Registers407
-
ACC Introduction413
-
Main Features413
-
Principle415
-
EMAC Structure420
-
EMAC Interrupts449
-
EMAC Registers450
-
(Emac_Mmcrfcecr)479
-
(Emac_Ptpssinc)481
-
Debug (DEBUG)485
-
Debug and Trace485
-
I/O Pin Control485
-
DEBUG Registers486
-
Revision History489
Advertisement