Sign In
Upload
Manuals
Brands
ARTERY Manuals
Computer Hardware
AT32A403AVCT7
ARTERY AT32A403AVCT7 Manuals
Manuals and User Guides for ARTERY AT32A403AVCT7. We have
1
ARTERY AT32A403AVCT7 manual available for free PDF download: Reference Manual
ARTERY AT32A403AVCT7 Reference Manual (455 pages)
ARM-based 32-bit Cortex-M4F MCU+FPU with 256 to 1024 KB Flash, sLib, USB, 2 CANs, 17 timers, 3 ADCs, 20 communication interfaces
Brand:
ARTERY
| Category:
Computer Hardware
| Size: 12 MB
Table of Contents
Table of Contents
2
System Architecture
30
Figure 1-1 AT32A403A Series Microcontrollers System Architecture
31
System Overview
32
ARM Cortex -M4F Processor
32
Figure 1-2 Internal Block Diagram of Cortex ® -M4F
32
Bit Band
33
Figure 1-3 Comparison between Bit-Band Region and Its Alias Region: Image a
33
Figure 1-4 Comparison between Bit-Band Region and Its Alias Region: Image B
33
Table 1-1 Bit-Band Address Mapping in SRAM
34
Table 1-2 Bit-Band Address Mapping in the Peripheral Area
34
Interrupt and Exception Vectors
35
Table 1-3 AT32A403A Series Vector Table
35
System Tick (Systick)
38
Reset
38
Figure 1-5 Reset Process
38
List of Abbreviations for Registers
39
Figure 1-6 Example of MSP and PC Initialization
39
Table 1-4 List of Abbreviations for Registers
39
Device Characteristics Information
40
Flash Memory Size Register
40
Device Electronic Signature
40
Table 1-5 List of Abbreviations for Registers
40
Memory Resources
41
Internal Memory Address Map
41
Figure 2-1 AT32A403A Address Mapping
41
Flash Memory
42
SRAM Memory
43
Peripheral Address Map
43
Table 2-1 Peripheral Boundary Address
43
Power Control (PWC)
46
Introduction
46
Main Features
46
Por/Lvr
46
Figure 3-1 Block Diagram of each Power Supply
46
Power Voltage Monitor (PVM)
47
Figure 3-2 Power-On Reset/Low Voltage Reset Waveform
47
Figure 3-3 PVM Threshold and Output
47
Power Domain
48
Power Saving Modes
48
PWC Registers
50
Power Control Register (PWC_CTRL)
50
Table 3-1 PW Register Map and Reset Values
50
Power Control/Status Register (PWC_CTRLSTS)
51
Clock and Reset Manage (CRM)
52
Clock
52
Clock Sources
52
Figure 4-1 AT32A403A Clock Tree
52
System Clock
53
Peripheral Clock
53
Clock Fail Detector
54
Auto Step-By-Step System Clock Switch
54
Internal Clock Output
54
Interrupts
54
Reset
54
System Reset
54
Battery Powered Domain Reset
55
CRM Registers
55
Figure 4-2 System Reset Circuit
55
Table 4-1 CRM Register Map and Reset Values
55
Clock Control Register (CRM_CTRL)
56
Clock Configuration Register (CRM_CFG)
57
Clock Interrupt Register (CRM_CLKINT)
59
APB2 Peripheral Reset Register (CRM_APB2RST)
60
APB1 Peripheral Reset Register (CRM_APB1RST)
62
APB Peripheral Clock Enable Register (CRM_AHBEN)
63
APB2 Peripheral Clock Enable Register (CRM_AHB2EN)
64
APB1 Peripheral Clock Enable Register (CRM_AHB1EN)
66
Battery Powered Domain Control Register (CRM_BPDC)
67
Control/Status Register (CRM_CTRLSTS)
68
Additional Register1 (CRM_MISC1)
69
Additional Register2 (CRM_MISC2)
69
Additional Register3 (CRM_MISC3)
70
Interrupt Map Register (CRM_INTMAP)
70
Flash Memory Controller (FLASH)
71
Flash Memory Introduction
71
Table 5-1 Flash Memory Architecture (1024 K)
71
Table 5-2 Flash Memory Architecture (512 K)
71
Figure 5-1 External Memory Ciphertext Protection
72
Table 5-3 Flash Memory Architecture (256 K)
72
Figure 5-2 Reference Circuit for External Memory
73
Table 5-4 Instruction Set Supported by External Memory
73
Table 5-5 User System Data Area
74
Flash Memory Operation
75
Unlock/Lock
75
Erase Operation
76
Figure 5-3 Flash Memory Sector Erase Process
76
Figure 5-4 Flash Memory Bank Erase Process
77
Programming Operation
78
Figure 5-5 Flash Memory Programming Process
78
Read Operation
79
External Memory Operation
79
User System Data Area Operation
79
Unlock/Lock
79
Erase Operation
79
Programming Operation
80
Figure 5-6 System Data Area Erase Process
80
Read Operation
81
Flash Memory Protection
81
Figure 5-7 System Data Area Programming Process
81
Access Protection
82
Erase/Program Protection
82
Special Functions
82
Security Library Settings
82
Table 5-6 Flash Memory Access Limit
82
Flash Memory Registers
84
Flash Performance Select Register (FLASH_PSR)
84
Flash Unlock Register (FLASH_UNLOCK)
84
Table 5-7 Flash Memory Register Map and Reset Value
84
Flash User System Data Unlock Register (FLASH_USD_UNLOCK)
85
Flash Status Register (FLASH_STS)
85
Flash Control Register (FLASH_CTRL)
85
Flash Address Register (FLASH_ADDR)
86
User System Data Register (FLASH_USD)
86
Erase/Program Protection Status Register (FLASH_EPPS)
86
Flash Unlock Register2 (FLASH_UNLOCK2)
86
Flash Status Register2 (FLASH_STS2)
87
Flash Control Register2 (FLASH_CTRL2)
87
Flash Address Register2 (FLASH_ADDR2)
88
Flash Unlock Register3 (FLASH_UNLOCK3)
88
Flash Select Register (FLASH_SELECT)
88
Flash Status Register3 (FLASH_STS3)
88
Flash Control Register3 (FLASH_CTRL3)
88
Flash Address Register3 (FLASH_ADDR3)
89
Flash Decryption Address Register (FLASH_DA)
89
Flash Security Library Status Register (SLIB_STS0)
89
Flash Security Library Status Register1 (SLIB_STS1)
90
Flash Security Library Password Clear Register (SLIB_PWD_CLR)
90
Security Library Additional Status Register (SLIB_MISC_STS)
90
Security Library Password Setting Register (SLIB_SET_PWD)
91
Security Library Address Setting Register (SLIB_SET_RANGE)
91
Security Library Unlock Register (SLIB_UNLOCK)
91
Flash CRC Check Control Register (FLASH_CRC_CTRL)
92
Flash CRC Check Result Register (FLASH_CRC_CHKR)
92
General-Purpose I/Os (Gpios)
93
Introduction
93
Function Overview
93
GPIO Structure
93
Figure 6-1 GPIO Basic Structure
93
GPIO Reset Status
94
General-Purpose Input Configuration
94
Analog Input/Output Configuration
94
General-Purpose Output Configuration
94
I/O Port Protection
94
GPIO Registers
95
GPIO Configuration Register Low (Gpiox_Cfglr) (X=A
95
Table 6-1 GPIO Register Map and Reset Values
95
GPIO Configuration Register High (Gpiox_Cfghr) (a
96
GPIO Input Data Register (Gpiox_Idt) (X=A
96
GPIO Output Data Register (Gpiox_Odt ) (X=A
96
GPIO Set/Clear Register (Gpiox_Scr) (X=A..e
97
GPIO Clear Register (Gpiox_Clr) (X=A..e
97
GPIO Write Protection Register (Gpiox_Wpr) (X=A..e
97
GPIO Huge Current Control Register (Gpiox_Hdrv) (X=A
97
Multiplexed Function I/Os (IOMUX)
98
Introduction
98
Function Overview
98
IOMUX Structure
98
Figure 7-1 IOMUX Basic Structure
98
MUX Input Configuration
99
MUX Output or Bidirectional MUX Configuration
99
IOMUX Map Priority
99
Table 7-1 IOMUX Input Configuration
99
Table 7-2 IOMUX Output Configuration
99
Hardware Preemption
100
Debug Port Priority
100
Other Peripheral Output Priority
100
External Interrupt/Wake-Up Lines
100
Table 7-3 Hardware Preemption
100
Table 7-4 Debug Port Map
100
Multiplexed Input/Output (IOMUX)
101
IOMUX Registers
109
Event Output Control Register (IOMUX_EVTOUT)
109
Table 7-5 IOMUX Register Map and Reset Value
109
IOMUX Remap Register (IOMUX_REMAP)
110
IOMUX External Interrupt Configuration Register1 (IOMUX_EXINTC1)
112
IOMUX External Interrupt Configuration Register3 (IOMUX_EXINTC3)
113
IOMUX External Interrupt Configuration Register4 (IOMUX_EXINTC4)
114
IOMUX Remap Register2 (IOMUX_REMAP2)
115
IOMUX Remap Register3 (IOMUX_REMAP3)
115
IOMUX Remap Register4 (IOMUX_REMAP4)
116
IOMUX Remap Register5 (IOMUX_REMAP5)
116
IOMUX Remap Register6 (IOMUX_REMAP6)
117
IOMUX Remap Register7 (IOMUX_REMAP7)
119
IOMUX Remap Register8 (IOMUX_REMAP8)
121
External Interrupt/Event Controller (EXINT)
122
EXINT Introduction
122
Function Overview and Configuration Procedure
122
Figure 8-1 External Interrupt/Event Controller Block Diagram
122
EXINT Registers
123
Interrupt Enable Register (EXINT_INTEN)
123
Event Enable Register (EXINT_EVTEN)
123
Polarity Configuration Register1 (EXINT_ POLCFG1)
123
Table 8-1 External Interrupt/Event Controller Register Map and Reset Value
123
Polarity Configuration Register2 (EXINT_ POLCFG2)
124
Software Trigger Register (EXINT
124
Interrupt Status Register (EXINT_ INTSTS)
124
DMA Controller (DMA)
125
Introduction
125
Main Features
125
Figure 9-1 DMA Block Diagram
125
Function Overview
126
DMA Configuration
126
Handshake Mechanism
126
Arbiter
127
Programmable Data Transfer Width
127
Figure 9-2 Re-Arbitrate after Request/Acknowledge
127
Figure 9-3 PWIDTH: Byte, MWIDTH: Half-Word
127
Errors
128
Interrupts
128
Fixed DMA Request Mapping
128
Figure 9-4 PWIDTH: Half-Word, MWIDTH: Word
128
Figure 9-5 PWIDTH: Word, MWIDTH: Byte
128
Table 9-1 DMA Error Event
128
Table 9-2 DMA Interrupts
128
Table 9-3 DMA1 Requests for each Channel
129
Table 9-4 DMA2 Requests for each Channel
129
Flexible DMA Request Mapping
130
Table 9-5 Flexible DMA Requests for each Channel
130
DMA Registers
131
Table 9-6 DMA Register Map and Reset Value
131
DMA Interrupt Status Register (DMA_STS)
132
DMA Interrupt Flag Clear Register (DMA_CLR)
134
DMA Channelx Number of Data Register (Dma_Cxdtcnt) (X = 1
137
DMA Channelx Peripheral Address Register (Dma_Cxpaddr) (X = 1
137
DMA Channelx Memory Address Register (Dma_Cxmaddr) (X = 1
137
Channel Source Register (DMA_SRC_SEL0)
137
Channel Source Register1 (DMA_SRC_ SEL1)
138
CRC Calculation Unit (CRC)
139
CRC Introduction
139
CRC Functional Description
139
Figure 10-1 CRC Calculation Unit Block Diagram
139
CRC Registers
140
Data Register (CRC_DT)
140
Common Data Register (CRC_CDT)
140
Figure 10-2 Diagram of Byte Reverse
140
Table 10-1 CRC Register Map and Reset Value
140
Control Register (CRC_CTRL)
141
Initialization Register (CRC_IDT)
141
C Interface
142
I 2 C Introduction
142
I 2 C Main Features
142
I 2 C Function Overview
142
Figure 11-1 I C Bus Protocol
142
I 2 C Interface
143
Figure 11-2 I2C Function Block Diagram
143
C Slave Communication Flow
145
Figure 11-3 Transfer Sequence of Slave Transmitter
145
Figure 11-4 Transfer Sequence of Slave Receiver
146
C Master Communication Flow
147
Figure 11-5 Transfer Sequence of Master Transmitter
148
Figure 11-6 Transfer Sequence of Master Receiver
149
Figure 11-7 Transfer Sequence of Master Receiver When N>2
150
Figure 11-8 Transfer Sequence of Master Receiver When N=2
151
Figure 11-9 Transfer Sequence of Master Receiver When N=1
153
Utilize DMA for Data Transfer
154
Smbus
154
C Interrupt Requests
156
C Debug Mode
156
I 2 C Registers
157
Control Register1 (I2C_CTRL1)
157
Table 11-1 I 2 C Register Map and Reset Value
157
Control Register2 (I2C_CTRL2)
158
Own Address Register 1 (I2C_OADDR1)
159
Own Address Register 2 (I2C_OADDR2)
159
Data Register (I2C_DT)
160
Status Register1 (I2C_STS1)
160
Status Register 2 (I2C_STS2)
162
Clock Control Register (I2C_ CLKCTRL)
163
I2C Timer Rise Time Register (I2C_TMRISE)
163
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
164
USART Introduction
164
Figure 12-1 USART Block Diagram
164
Full-Duplex/Half-Duplex Selector
166
Mode Selector
166
Introduction
166
Configuration Procedure
166
Figure 12-2 BFF and FERR Detection in LIN Mode
166
Figure 12-3 Smartcard Frame Format
167
Figure 12-4 Irda DATA(3/16) - Normal Mode
167
Figure 12-5 Hardware Flow Control
167
Figure 12-6 Silent Mode Using Idle Line or Address Mark Detection
168
Figure 12-7 8-Bit Format USART Synchronization Mode
168
USART Frame Format and Configuration
169
Figure 12-8 Word Length
169
DMA Transfer Introduction
170
Transmission Using DMA
170
Reception Using DMA
170
Figure 12-9 Stop Bit Configuration
170
Baud Rate Generation
171
Introduction
171
Configuration
171
Table 12-1 Error Calculation for Programmed Baud Rate
171
Transmitter
172
Transmitter Introduction
172
Transmitter Configuration
172
Figure 12-10 TDC/TDBE Behavior When Transmitting
172
Receiver
173
Receiver Introduction
173
Receiver Configuration
173
Start Bit and Noise Detection
174
Table 12-2 Data Sampling over Start Bit and Noise Detection
174
Table 12-3 Data Sampling over Valid Data and Noise Detection
174
Interrupt Requests
175
Figure 12-11 Data Sampling for Noise Detection
175
Figure 12-12 USART Interrupt Map Diagram
175
Table 12-4 USART Interrupt Request
175
I/O Pin Control
176
USART Registers
176
Status Register (USART_STS)
176
Table 12-5 USART Register Map and Reset Value
176
Data Register (USART_DT)
177
Baud Rate Register (USART_BAUDR)
177
Control Register1 (USART_CTRL1)
178
Control Register2 (USART_CTRL2)
179
Control Register3 (USART_CTRL3)
180
Guard Time and Divider Register (GDIV)
181
Serial Peripheral Interface (SPI)
182
SPI Introduction
182
Function Overview
182
SPI Description
182
Figure 13-1 SPI Block Diagram
182
Full-Duplex/Half-Duplex Selector
183
Figure 13-2 SPI Two-Wire Unidirectional Full-Duplex Connection
183
Figure 13-3 Single-Wire Unidirectional Receive Only in SPI Master Mode
184
Figure 13-4 Single-Wire Unidirectional Receive Only in SPI Slave Mode
184
Chip Select Controller
185
Figure 13-5 Single-Wire Bidirectional Half-Duplex Mode
185
SPI_SCK Controller
186
Crc
186
DMA Transfer
187
Transmitter
187
Receiver
188
Motorola Mode
188
Figure 13-6 Master Full-Duplex Communications
189
Figure 13-7 Slave Full-Duplex Communications
189
Figure 13-8 Master Half-Duplex Transmit
189
Figure 13-9 Slave Half-Duplex Receive
190
Figure 13-10 Slave Half-Duplex Transmit
190
Interrupt
191
IO Pin Control
191
Figure 13-11 Master Half-Duplex Receive
191
Figure 13-12 SPI Interrupts
191
Precautions
192
I 2 S Functional Description
192
S Introduction
192
Figure 13-13 I S Block Diagram
192
S Full-Duplex
193
Operation Mode Selector
193
Figure 13-14 I 2 S Full-Duplex Structure
193
Figure 13-15 I 2 S Slave Device Transmission
193
Audio Protocol Selector
194
Figure 13-16 I S Slave Device Reception
194
Figure 13-17 I S Master Device Transmission
194
Figure 13-18 I S Master Device Reception
194
I2S_CLK Controller
195
Figure 13-19 CK & MCK Source in Master Mode
196
Table 13-1 Audio Frequency Precision Using System Clock
196
DMA Transfer
198
Transmitter/Receiver
198
S Communication Timings
199
Interrupts
199
Figure 13-20 Audio Standard Timings
199
Figure 13-21 I 2 S Interrupt
199
IO Pin Control
200
SPI Registers
201
SPI Control Register1 (SPI_CTRL1)
201
Mode)
201
Table 13-2 SPI Register Map and Reset Value
201
SPI Control Register2 (SPI_CTRL2)
202
SPI Status Register (SPI_STS)
203
SPI Data Register (SPI_DT)
204
SPICRC Register (SPI_CPOLY)
204
Mode)
204
Spirxcrc Register (SPI_RCRC) (Not Used in I2S Mode)
204
Spitxcrc Register (SPI_TCRC)
204
SPI_I2S Register (SPI_I2SCTRL)
204
SPI_I2S Prescaler Register (SPI_I2SCLKP)
205
Timer
206
Table 14-1TMR Functional Comparison
206
Basic Timer (TMR6 and TMR7)
207
TMR6 and TMR7 Introduction
207
TMR6 and TMR7 Main Features
207
TMR6 and TMR7 Function Overview
207
Counting Clock
207
Counting Mode
207
Figure 14-1 Basic Timer Block Diagram
207
Figure 14-2 Control Circuit with CK_INT Divided by 1
207
Figure 14-3 Basic Structure of a Counter
208
Figure 14-4 Overflow Event When PRBEN=0
208
Figure 14-5 Overflow Event When PRBEN=1
208
Figure 14-6 Counting Timing Diagram When the Prescaler Division Is 4
208
Debug Mode
209
TMR6 and TMR7 Registers
209
Table 14-2 TMR6 and TMR7- Register Map and Reset Value
209
TMR6 and TMR7 Control Register1 (Tmrx_Ctrl1)
210
TMR6 and TMR7 Control Register2 (Tmrx_Ctrl2)
210
TMR6 and TMR7 Dma/Interrupt Enable Register (Tmrx_Iden)
211
TMR6 and TMR7 Interrupt Status Register (Tmrx_Ists)
211
TMR6 and TMR7 Software Event Register (Tmrx_Swevt)
211
TMR6 and TMR7 Counter Value (Tmrx_Cval)
211
TMR6 and TMR7 Division (Tmrx_Div)
211
TMR6 and TMR7 Period Register (Tmrx_Pr)
211
General-Purpose Timer (TMR2 to TMR5)
212
Tmrx Introduction
212
Tmrx Main Features
212
Figure 14-7 General-Purpose Timer Block Diagram
212
Tmrx Functional Overview
213
Counting Clock
213
Figure 14-8 Counting Clock
213
Figure 14-9 Control Circuit with CK_INT, Tmrx_Div=0X0 and Tmrx_Pr=0X16
213
Figure 14-10 Block Diagram of External Clock Mode a
214
Figure 14-11 Counting in External Clock Mode A, Pr=0X32, DIV=0X0
214
Figure 14-12 Block Diagram of External Clock Mode B
214
Figure 14-13 Counting in External Clock Mode B, Pr=0X32, DIV=0X0
215
Table 14-3 Tmrx Internal Trigger Connection
215
Counting Mode
216
Figure 14-14 Counter Timing with Prescaler Value Changing from 1 to 4
216
Figure 14-15 Basic Structure of a Counter
216
Figure 14-18 Counter Timing Diagram with Internal Clock Divided by 4
217
Figure 14-19 Counter Timing Diagram with Internal Clock Divided by 1 and Tmrx_Pr=0X32
218
Figure 14-20 Encoder Mode Structure
218
TMR Input Function
219
Figure 14-21 Example of Counter Behavior in Encoder Interface Mode (Encoder Mode C)
219
Table 14-4 Counting Direction Versus Encoder Signals
219
Figure 14-22 Input/Output Channel 1 Main Circuit
220
Figure 14-23 Channel 1 Input Stage
220
TMR Output Function
221
Figure 14-24 PWM Input Mode Configuration Example
221
Figure 14-25 PWM Input Mode
221
Figure 14-26 Capture/Compare Channel Output Stage (Channel 1 to 4)
221
Figure 14-27 C1ORAW Toggles When Counter Value Matches the C1DT Value
223
Figure 14-28 Upcounting Mode and PWM Mode a
223
Figure 14-29 Up/Down Counting Mode and PWM Mode a
223
TMR Synchronization
224
Figure 14-30 One-Pulse Mode
224
Figure 14-31 Clearing Cxoraw(PWM Mode A) by EXT Input
224
Figure 14-32 Example of Reset Mode
225
Figure 14-33 Example of Suspend Mode
225
Figure 14-34 Example of Trigger Mode
225
Figure 14-35 Master/Slave Timer Connection
226
Figure 14-36 Using Master Timer to Start Slave Timer
226
Debug Mode
227
Tmrx Registers
227
Figure 14-37 Starting Master and Slave Timers Synchronously by an External Trigger
227
Table 14-5 TMR2 to TMR5- Register Map and Reset Value
227
Control Register1 (Tmrx_Ctrl1)
228
Control Register2 (Tmrx_Ctrl2)
229
Slave Timer Control Register (Tmrx_Stctrl)
229
Dma/Interrupt Enable Register (Tmrx_Iden)
230
Interrupt Status Register (Tmrx_Ists)
231
Software Event Register (Tmrx_Swevt)
232
Channel Mode Register1 (Tmrx_Cm1)
233
Channel Mode Register2 (Tmrx_Cm2)
235
Channel Control Register (Tmrx_Cctrl)
236
Counter Value (Tmrx_Cval)
237
Division Value (Tmrx_Div)
237
Period Register (Tmrx_Pr)
237
Channel 1 Data Register (Tmrx_C1Dt)
237
Channel 2 Data Register (Tmrx_C2Dt)
237
Table 14-6 Standard Cxout Channel Output Control Bit
237
Channel 3 Data Register (Tmrx_C3Dt)
238
Channel 4 Data Register (Tmrx_C4Dt)
238
DMA Control Register (Tmrx_Dmactrl)
238
DMA Data Register (Tmrx_Dmadt)
239
General-Purpose Timer (TMR9 to TMR14)
239
Tmrx Introduction
239
Tmrx Main Features
239
TMR9 and TMR12 Main Features
239
TMR10, TMR11, TMR13 and TMR14 Main Features
239
Figure 14-38 Block Diagram of General-Purpose TMR9/12
239
Tmrx Functional Overview
240
Counting Clock
240
Figure 14-39 Block Diagram of General-Purpose TMR10/11/13/14
240
Figure 14-40 Counting Clock
240
Figure 14-41 Control Circuit with CK_INT, Tmrx_Div=0X0 and Tmrx_Pr=0X16
240
Figure 14-42 Block Diagram of External Clock Mode a
241
Figure 14-43 Counting in External Clock Mode A, Pr=0X32, DIV=0X0
241
Table 14-7 Tmrx Internal Trigger Connection
241
Counting Mode
242
Figure 14-44 Counter Timing with Prescaler Value Changing from 1 to 4
242
Figure 14-45 Basic Structure of a Counter
242
TMR Input Function
243
Figure 14-46 Overflow Event When PRBEN=0
243
Figure 14-47 Overflow Event When PRBEN=1
243
Figure 14-48 Input/Output Channel 1 Main Circuit
244
Figure 14-49 Channel 1 Input Stage
244
TMR Output Function
245
Figure 14-50 PWM Input Mode Configuration Example
245
Figure 14-51 PWM Input Mode
245
Figure 14-52 Capture/Compare Channel Output Stage
245
Figure 14-53 C1ORAW Toggles When Counter Value Matches the C1DT Value
247
Figure 14-54 Upcounting Mode and PWM Mode a
247
Figure 14-55 One-Pulse Mode
247
TMR Synchronization
248
Figure 14-56 Example of Reset Mode
248
Figure 14-57 Example of Suspend Mode
248
Debug Mode
249
TMR9 and TMR12 Registers
249
Figure 14-58 Example of Trigger Mode
249
Table 14-8 TMR9/12 Register Map and Reset Value
249
Control Register1 (Tmrx_Ctrl1)
250
Slave Timer Control Register (Tmrx_Stctrl)
251
Dma/Interrupt Enable Register (Tmrx_Iden)
251
Interrupt Status Register (Tmrx_Ists)
252
Software Event Register (Tmrx_Sw EVT)
252
Channel Mode Register1 (Tmrx_Cm1)
253
Channel Control Register (Tmrx_Cctrl)
255
Table 14-9 Standard Cxout Channel Output Control Bit
255
Counter Value (Tmrx_Cval)
256
Division Value (Tmrx_Div)
256
Period Register (Tmrx_Pr)
256
Channel 1 Data Register (Tmrx_C1Dt)
256
Channel 2 Data Register (Tmrx_C2Dt)
256
TMR10, TMR11, TMR13 and TMR14 Registers
257
Table 14-10 TMR10/11/13/14 Register Map and Reset Value
257
Control Register1 (Tmrx_Ctrl1)
258
Dma/Interrupt Enable Register (Tmrx_Iden)
258
Interrupt Status Register (Tmrx_Ists)
258
Software Event Register (Tmrx_Sw EVT)
259
Channel Mode Register1 (Tmrx_Cm1)
259
Channel Control Register (Tmrx_Cctrl)
261
Counter Value (Tmrx_Cval)
261
Division Value (Tmrx_Div)
261
Table 14-11 Standard Cxout Channel Output Control Bit
261
Period Register (Tmrx_Pr)
262
Channel 1 Data Register (Tmrx_C1Dt)
263
Advanced-Control Timers (TMR1 and TMR8)
263
TMR1 and TMR8 Introduction
263
TMR1 and TMR8 Main Features
263
TMR1 and TMR8 Functional Overview
264
Counting Clock
264
Figure 14-59 Block Diagram of Advanced-Control Timer
264
Figure 14-60 Counting Clock
264
Figure 14-61 Control Circuit with CK_INT, Tmrx_Div=0X0 and Tmrx_Pr=0X16
265
If the Tmrx_Ch1 Is Used as a Source of TRGIN, It Is Necessary to Configure Channel 1 Input Filter (C1DF[3:0] in Tmrx_Cm1 Register) and Channel 1 Input Polarity
265
If the Tmrx_Ch2 Is Used as Source of TRGIN, It Is Necessary to Configure Channel 1 Input Filter (C2DF[3:0] in Tmrx_Cm1 Register) and Channel 2 Input Polarity
265
Set Counting Frequency through the DIV[15:0] in Tmrx_Div Register
265
Set Counting Period through the PR[15:0] in Tmrx_Pr Register
265
Figure 14-62 Block Diagram of External Clock Mode a
266
Figure 14-63 Counting in External Clock Mode A, Pr=0X32, DIV=0X0
266
Figure 14-64 Block Diagram of External Clock Mode B
266
Figure 14-65 Counting in External Clock Mode B, Pr=0X32, DIV=0X0
266
Tmrx_Ch1
266
Tmrx_Ch2
266
CK_CNT Cnt_Counter
266
Counting Mode
267
Figure 14-66 Counter Timing with Prescaler Value Changing from 1 to 4
267
Table 14-12 Tmrx Internal Trigger Connection
267
Figure 14-16 Overflow Event When PRBEN=0
268
Figure 14-17 Overflow Event When PRBEN=1
268
Figure 14-67 Basic Structure of a Counter
268
Figure 14-68 Overflow Event When PRBEN=0
268
Figure 14-69 Overflow Event When PRBEN=1
268
Figure 14-70 Counter Timing Diagram with Internal Clock Divided by 4
268
Figure 14-71 Counter Timing Diagram with Internal Clock Divided by 1 and Tmrx_Pr=0X32
269
Figure 14-72 OVFIF Behavior in Upcounting Mode and Two-Way Counting Mode
270
Figure 14-73 Encoder Mode Structure
271
Table 14-13 Counting Direction Versus Encoder Signals
271
TMR Input Function
272
Figure 14-74 Example of Encoder Interface Mode C
272
Figure 14-75 Input/Output Channel 1 Main Circuit
272
Figure 14-76 Channel 1 Input Stage
273
TMR Output Function
274
Figure 14-77 PWM Input Mode Configuration Example
274
Figure 14-78 PWM Input Mode
274
Figure 14-79 Channel Output Stage (Channel 1 to 3)
274
Figure 14-80 Channel 4 Output Stage
275
Figure 14-81 C1ORAW Toggles When Counter Value Matches the C1DT Value
276
Figure 14-82 Upcounting Mode and PWM Mode a
276
Figure 14-83 Up/Down Counting Mode and PWM Mode a
277
Figure 14-84 One-Pulse Mode
277
TMR Break Function
278
Figure 14-85 Clearing Cxoraw(PWM Mode A) by EXT Input
278
Figure 14-86 Complementary Output with Dead-Time Insertion
278
Figure 14-87 TMR Output Control
279
TMR Synchronization
280
Figure 14-88 Example of TMR Break Function
280
Figure 14-89 Example of Reset Mode
280
Debug Mode
281
TMR1 and TMR8 Registers
281
Figure 14-90 Example of Suspend Mode
281
Figure 14-91 Example of Trigger Mode
281
Table 14-14 TMR1 and TMR8 Register Map and Reset Value
281
TMR1 and TMR8 Control Register1 (Tmrx_Ctrl1)
282
TMR1 and TMR8 Control Register2 (Tmrx_Ctrl2)
283
TMR1 and TMR8 Slave Timer Control Register (Tmrx_Stctrl)
284
TMR1 and TMR8 Dma/Interrupt Enable Register (Tmrx_Iden)
285
TMR1 and TMR8 Interrupt Status Register (Tmrx_Ists)
286
Software Event Register (Tmrx_Swevt)
287
TMR1 and TMR8 Channel Mode Register1 (Tmrx_Cm1)
288
Channel Mode Register2 (Tmrx_Cm2)
290
Channel Control Register (Tmrx_Cctrl)
291
Table 14-15 Complementary Output Channel Cxout and Cxcout Control Bits with Break Function
293
TMR1 and TMR8 Counter Value (Tmrx_Cval)
294
TMR1 and TMR8 Division Value (Tmrx_Div)
294
TMR1 and TMR8 Period Register (Tmrx_Pr)
294
TMR1 and TMR8 Repetition Period Register (Tmrx_Rpr)
294
TMR1 and TMR8 Channel 1 Data Register (Tmrx_C1Dt)
294
TMR1 and TMR8 Channel 2 Data Register (Tmrx_C2Dt)
294
TMR1 and TMR8 Channel 3 Data Register (Tmrx_C3Dt)
295
TMR1 and TMR8 Channel 4 Data Register (Tmrx_C4Dt)
295
TMR1 and TMR8 Break Register (Tmrx_Brk)
295
TMR1 and TMR8 DMA Control Register (Tmrx_ DMACTRL)
296
TMR1 and TMR8 DMA Data Register (Tmrx_ DMADT)
297
Window Watchdog Timer (WWDT)
298
WWDT Introduction
298
WWDT Main Features
298
WWDT Functional Overview
298
Figure 15-1 Window Watchdog Block Diagram
298
Debug Mode
299
WWDT Registers
299
Control Register (WWDT_CTRL)
299
Configuration Register (WWDT_CFG)
299
Figure 15-2 Window Watchdog Timing Diagram
299
Table 15-1 Minimum and Maximum Timeout Value When PCLK1=72 Mhz
299
Table 15-2 WWDT Register Map and Reset Value
299
Status Register (WWDT_STS)
300
Watchdog Timer (WDT)
301
WDT Introduction
301
WDT Main Features
301
WDT Functional Overview
301
Debug Mode
302
WDT Registers
302
Figure 16-1 WDT Block Diagram
302
Table 16-1 WDT Timeout Period (LICK=40 Khz)
302
Table 16-2 WDT Register and Reset Value
302
Command Register (WDT_CMD)
303
Divider Register (WDT_DIV)
303
Reload Register (WDT_RLD)
303
Status Register (WDT_STS)
303
Real-Time Clock (RTC)
304
RTC Introduction
304
RTC Main Features
304
RTC Structure
304
RTC Functional Overview
305
Configuring RTC Registers
305
Figure 17-1 Simplified RTC Block Diagram
305
Reading RTC Registers
306
RTC Interrupts
306
Figure 17-2 RTC Second and Alarm Waveform Example with DIV=0004 and TA=00003
306
RTC Registers
307
RTC Control Register High (RTC_CTRLH)
307
Figure 17-3 RTC Overflow Waveform Example with DIV=0004
307
Table 17-1 RTC Register Map and Reset Values
307
RTC Control Register Low (RTC_CTRLL)
308
RTC Divider Register (RTC_ DIVH/RTC_DIVL)
308
RTC Divider Counter Register (RTC_DIVCNTH/RTC_DIVCNTL)
309
RTC Counter Value Register (RTC_CNTH/RTC_CNTL)
309
RTC Alarm Register (RTC_TAH/RTC_TAL)
309
Battery Powered Registers (BPR)
310
BPR Introduction
310
BPR Main Features
310
BPR Functional Overview
310
BPR Registers
310
Table 18-1 BPR Register Map and Reset Values
310
Battery Powered Data Register X (Bpr_Dtx) (X = 1
311
RTC Calibration Register (BPR_ RTCCAL)
311
BPR Control Register (BPR_ CTRL)
312
BPR Control/Status Register (BPR_CTRLSTS)
313
Analog-To-Digital Converter (ADC)
314
ADC Introduction
314
ADC Main Features
314
ADC Structure
314
ADC Functional Overview
315
Channel Management
315
Figure 19-1 ADC1 Block Diagram
315
Internal Temperature Sensor
316
Internal Reference Voltage
316
ADC Operation Process
316
Figure 19-2 ADC Basic Operation Process
316
Power-On and Calibration
317
Trigger
317
Figure 19-3 ADC Power-On and Calibration
317
Sampling and Conversion Sequence
318
Table 19-1 Trigger Sources for ADC1 and ADC2
318
Table 19-2 Trigger Sources for ADC3
318
Conversion Sequence Management
319
Sequence Mode
319
Automatic Preempted Group Conversion Mode
319
Figure 19-4 Sequence Mode
319
Figure 19-5 Preempted Group Auto Conversion Mode
319
Repetition Mode
320
Partition Mode
320
Figure 19-6 Repetition Mode
320
Figure 19-7 Partition Mode
320
Data Management
321
Data Alignment
321
Data Read
321
Voltage Monitor
321
Status Flag and Interrupts
321
Figure 19-8 Data Alignment
321
Master/Slave Mode
322
Data Management
322
Regular Simultaneous Mode
322
Figure 19-9 Block Diagram of Master/Salve Mode
322
Alternate Preempted Trigger Mode
323
Figure 19-10 Regular Simultaneous Mode
323
Figure 19-11 Regular Simultaneous Mode
323
Figure 19-12 Alternate Preempted Trigger Mode
323
Regular Switch Mode
324
Figure 19-13 Fast Switch Mode
324
ADC Registers
325
Figure 19-14 Fast Slow Mode
325
Table 19-3 ADC Register Map and Reset Values
325
ADC Status Register (ADC_STS)
326
ADC Control Register1 (ADC_CTRL1)
326
ADC Control Register2 (ADC_CTRL2)
328
ADC Sampling Time Register 1 (ADC_SPT1)
330
ADC Sampling Time Register 2 (ADC_SPT2)
332
ADC Preempted Channel Data Offset Register
334
(Adc_Pcdtox) (X=1
334
ADC Voltage Monitor High Threshold Register (ADC_VWHB)
334
ADC Voltage Monitor Low Threshold Register (ADC_VWLB)
334
ADC Ordinary Sequence Register 1 (ADC_OSQ1)
334
ADC Ordinary Sequence Register 2 (ADC_ OSQ2)
334
ADC Ordinary Sequence Register 3 (ADC_ OSQ3)
335
ADC Preempted Sequence Register (ADC_ PSQ)
335
ADC Preempted Data Register X (ADC_ Pdtx ) (X=1
335
ADC Ordinary Data Register (ADC_ ODT)
335
Digital-To-Analog Converter (DAC)
336
DAC Introduction
336
DAC Main Features
336
Design Tips
336
Figure 20-1 DAC1/DAC2 Block Diagram
336
Function Overview
337
Trigger Events
337
Noise/Triangular-Wave Generation
337
Table 20-1 Trigger Source Selection
337
Figure 20-2 LFSR Register Calculation Algorithm
338
Figure 20-3 Triangular-Wave Generation
338
DAC Data Alignment
339
DAC Registers
339
DAC Control Register (DAC_CTRL)
339
Table 20-2 DAC Register Map and Reset Values
339
DAC Software Trigger Register (DAC_SWTRG)
342
DAC1 12-Bit Right-Aligned Data Holding Register (DAC_D1DTH12R)
342
DAC1 12-Bit Left-Aligned Data Holding Register (DAC_D1DTH12L)
342
DAC1 8-Bit Right-Aligned Data Holding Register (DAC_ D1DTH8R)
342
DAC2 12-Bit Right-Aligned Data Holding Register (DAC_D2DTH12R)
342
DAC2 12-Bit Left-Aligned Data Holding Register (DAC_D2DTH12L)
343
DAC2 8-Bit Right-Aligned Data Holding Register (DAC_D2DTH8R)
343
Dual DAC 12-Bit Right-Aligned Data Holding Register (DAC_DDTH12R)
343
Dual DAC 8-Bit Right-Aligned Data Holding Register (DAC_DDTH8R)343
343
DAC1 Data Output Register (DAC_D1ODT)
343
DAC2 Data Output Register (DAC_D2ODT)
343
Can
344
CAN Introduction
344
CAN Main Features
344
Baud Rate
344
Figure 21-1 Bit Timing
344
Figure 21-2 Frame Type
346
Interrupt Management
347
Figure 21-3 Transmit Interrupt Generation
347
Figure 21-4 Receive Interrupt 0 Generation
347
Figure 21-5 Receive Interrupt 1 Generation
347
Figure 21-6 Status Error Interrupt Generation
347
Design Tips
348
Function Overview
348
General Description
348
Figure 21-7 CAN Block Diagram
348
Operating Modes
349
Test Modes
349
Message Filtering
350
Figure 21-8 32-Bit Identifier Mask Mode
350
Figure 21-9 32-Bit Identifier List Mode
350
Figure 21-10 16-Bit Identifier Mask Mode
350
Figure 21-11 16-Bit Identifier List Mode
351
Message Transmission
352
Figure 21-12 Transmit Mailbox Status
353
Message Reception
354
Error Management
354
Figure 21-13 Receive FIFO Status
354
CAN Registers
355
Table 21-1 CAN Register Map and Reset Values
355
CAN Control and Status Registers
356
CAN Master Control Register (CAN_MCTRL)
356
CAN Master Status Register (CAN_MSTS)
357
CAN Transmit Status Register (CAN_TSTS)
359
CAN Receive FIFO 0 Register (CAN_RF0)
361
CAN Receive FIFO 1 Register (CAN_RF1)
362
CAN Interrupt Enable Register (CAN_INTEN)
363
CAN Error Status Register (CAN_ESTS)
364
CAN Bit Timing Register (CAN_BTMG)
365
CAN Mailbox Registers
366
Transmit Mailbox Identifier Register (Can_Tmix) (X=0
366
Figure 21-14 Transmit and Receive Mailboxes
366
Transmit Mailbox Data Length and Time Stamp Register (Can_Tmcx
367
Transmit Mailbox Data Low Register (Can_Tmdtlx) (X=0
367
Transmit Mailbox Data High Register (Can_Tmdthx) (X=0
367
Receive FIFO Mailbox Identifier Register (Can_Rfix) (X=0
367
Receive FIFO Mailbox Data Length and Time Stamp Register
368
(Can_Rfcx) (X=0
368
Receive FIFO Mailbox Data Low Register (Can_Rfdtlx) (X=0
368
Receive FIFO Mailbox Data High Register (Can_Rfdthx) (X=0
368
CAN Filter Registers
369
CAN Filter Control Register (CAN_FCTRL)
369
CAN Filter Mode Configuration Register (CAN_FMCFG)
369
CAN Filter Bit Width Configuration Register (CAN_FBWCFG)
369
CAN Filter FIFO Association Register (CAN_FRF)
369
CAN Filter Activation Control Register (CAN_ FACFG)
369
CAN Filter Bank I Filter Bit Register (CAN_ Fifbx) (I=0
370
External Memory Controller
371
XMC Introduction
371
XMC Main Features
371
XMC Architecture
372
Block Diagram
372
Figure 22-1 XMC Block Diagram
372
Table 22-1 NOR/PSRAM Pins
372
Table 22-2 NAND Pins
372
Address Mapping
373
Figure 22-2 XMC Memory Banks
373
Table 22-3 Memory Bank Selection
373
Nor/Psram
374
Operation Mode
374
Table 22-4 Pin Signals for nor and PSRAM
374
Table 22-5 Address Translation between HADDR and External Memory
374
Table 22-6 Data Access Width Vs. External Memory Data Width
374
Access Mode
375
Read/Write Operation with the same Timings
375
Table 22-7 NOR/PSRAM Parameter Registers
375
Table 22-8 Mode 1-SRAM/NOR Flash Chip Select Control Register (XMC_BK1CTRL)
375
Table 22-9 Mode 1-SRAM/NOR Flash Chip Select Timing Register (XMC_ BK1TMG)
376
Figure 22-3 NOR/PSARM Mode 1 Read Access
377
Figure 22-4 NOR/PSARM Mode 1 Write Access
378
Table 22-10 Mode 2 - SRAM/NOR Flash Chip Select Control Register (XMC_BK1CTRL)
378
Figure 22-5 NOR/PSARM Mode 2 Read Access
379
Table 22-11 Mode 2 - SRAM/NOR Flash Chip Select Timing Register (XMC_BK1TMG)
379
Read/Write Operation with Different Timings
380
Figure 22-6 NOR/PSARM Mode 2 Write Access
380
Table 22-12 Mode A- SRAM/NOR Flash Chip Select Control Register (XMC_BK1CTRL)
380
Figure 22-7 NOR/PSARM Mode a Read Access
381
Table 22-13 Mode A- SRAM/NOR Flash Chip Select Timing Register (XMC_BK1TMG)
381
Table 22-14 Mode A- SRAM/NOR Flash Write Timing Register (XMC_BK1TMGWR)
381
Figure 22-8 NOR/PSARM Mode a Write Access
382
Table 22-15 Mode B- SRAM/NOR Flash Chip Select Register (XMC_BK1CTRL)
382
Figure 22-9 NOR/PSARM Mode B Read Access
383
Table 22-16 Mode B- SRAM/NOR Flash Chip Select Timing Register (XMC_BK1TMG)
383
Table 22-17 Mode B- SRAM/NOR Flash Write Timing Register (XMC_BK1TMGWR)
383
Figure 22-10 NOR/PSARM Mode B Write Access
384
Table 22-18 Mode C- SRAM/NOR Flash Chip Select Register (XMC_BK1CTRL)
384
Figure 22-11 NOR/PSARM Mode C Read Access
385
Table 22-19 Mode C-SRAM/NOR Flash Chip Select Timing Register (XMC_BK1TMG)
385
Table 22-20 Mode C- SRAM/NOR Flash Write Timing Register (XMC_BK1TMGWR)
385
Figure 22-12 NOR/PSARM Mode C Write Access
386
Table 22-21 Mode D- SRAM/NOR Flash Chip Select Register (XMC_BK1CTRL)
386
Figure 22-13 NOR/PSARM Mode D Read Access
387
Table 22-22 Mode D-SRAM/NOR Flash Chip Select Timing Register (XMC_BK1TMG)
387
Table 22-23 Mode D- SRAM/NOR Flash Write Timing Register (XMC_BK1TMGWR)
387
Multiplexed Mode
388
Figure 22-14 NOR/PSARM Mode D Write Access
388
Table 22-24 Multiplexed Mode - SRAM/NOR Flash Chip Select Control Register (XMC_BK1CTRL)
388
Figure 22-15 NOR/PSARM Multiplexed Mode Read Access
389
Table 22-25 Multiplexed Mode-SRAM/NOR Flash Chip Select Timing Register (XMC_BK1TMG)
389
Synchronous Mode
390
Figure 22-16 NOR/PSARM Multiplexed Mode Write Access
390
Table 22-26 Synchronous Mode - SRAM/NOR Flash Chip Select Control Register (XMC_ BK1CTRL)
390
Figure 22-17 NOR/PSARM Synchronous Multiplexed Mode Read Access
391
Table 22-27 Synchronous Mode-SRAM/NOR Flash Chip Select Timing Register (XMC_BK1TMG)
391
Nand
392
Operation Mode
392
Figure 22-18 NOR/PSARM Synchronous Multiplexed Mode Write Access
392
Table 22-28 Typical Pin Signals for NAND Flash
392
Access Timings
393
Table 22-29 Data Access Width Vs. External Memory Data Width
393
Table 22-30 NAND Parameter Registers
393
Figure 22-19 NAND Read Access
394
ECC Computation
395
XMC Registers
395
Figure 22-20 NAND Wait Functionality
395
Table 22-31 Lists the ECC Result Bits Corresponding to the Number of Bytes
395
Table 22-32 XMC Register Address Mapping
395
NOR Flash and PSRAM Control Registers
396
SRAM/NOR Flash Chip Select Control Register 1 (XMC_BK1CTRL1)
396
SRAM/NOR Flash Chip Select Control Register 4 (XMC_BK1CTRL4)
397
SRAM/NOR Flash Chip Select Timing Register
399
(Xmc_Bk1Ctrl1, 4)
399
SRAM/NOR Flash Write Timing Register 1, 4 (XMC_BK1TMGW R1, 4)
400
SRAM/NOR Flash Extra Timing Register 1, 4 (XMC_EXT1, 4)
400
NAND Flash Control Registers
401
NAND Flash Control Register 2 (XMC_BK2CTRL)
401
Interrupt Enable and FIFO Status Register 2 (XMC_BK2IS)
402
Regular Memory Timing Register 2 (XMC_ BK2TMGRG)
402
Special Memory Timing Register 2 (XMC_ BK2TMGSP)
403
ECC Value Register 2 (XMC_ BK2ECC)
403
SDIO Interface
404
SDIO Introduction
404
SDIO Main Features
404
Figure 23-1 SDIO "No Response" and "No Data" Operations
405
Figure 23-2 SDIO Multiple Block Read Operation
405
Figure 23-3 SDIO Multiple Block Write Operation
405
SDIO Main Features
406
Card Functional Description
406
Card Identification Mode
406
Figure 23-4 SDIO Sequential Read Operation
406
Figure 23-5 SDIO Sequential Write Operation
406
Data Transfer Mode
407
Erase
408
Protection Management
408
Table 23-1 Lock/Unlock Command Structure
409
Commands and Responses
411
Commands
411
Table 23-2 Commands
411
Table 23-3 Data Block Read Commands
412
Table 23-4 Data Stream Read/Write Commands
412
Table 23-5 Data Block Write Commands
414
Table 23-6 Block-Based Write Protect Commands
414
Table 23-7 Erase Commands
414
Response Formats
415
Table 23-8 I/O Mode Commands
415
Table 23-9 Card Lock Commands
415
Table 23-10 Application-Specific Commands
415
Table 23-11 R1 Response
416
Table 23-12 R2 Response
416
Table 23-13 R3 Response
416
Table 23-14 R4 Response
416
SDIO Functional Description
417
Table 23-15 R4B Response
417
Table 23-16 R5 Response
417
Table 23-17 R6 Response
417
SDIO Adapter
418
Figure 23-6 SDIO Block Diagram
418
Table 23-18 SDIO Pin Definitions
418
Table 23-19 Command Formats
419
Table 23-20 Short Response Format
419
Table 23-21 Long Response Format
419
Figure 23-7 Command Channel State Machine (CCSM)
420
Table 23-22 Command Path Status Flags
420
Figure 23-8 SDIO Command Transfer
421
Figure 23-9 Data Channel State Machine (DCSM)
421
Data BUF
422
SDIO AHB Interface
422
Table 23-23 Data Token Formats
422
Hardware Flow Control
423
SDIO I/O Card-Specific Operations
423
SDIO Registers
424
SDIO Power Control Register (SDIO_ PWRCTRL)
424
Table 23-24 a Summary of the SDIO Registers
424
SDIO Clock Control Register (SDIO_ CLKCTRL)
425
SDIO Argument Register (SDIO_ARG)
426
SDIO Command Register (SDIO_CMD)
426
SDIO Command Response Register (SDIO_RSPCMD)
427
SDIO Response 1
427
SDIO Data Timer Register (SDIO_DTTMR)
427
SDIO Data Length Register (SDIO_DTLEN)
427
Table 23-25 Response Type and Sdio_Rspx Register
427
SDIO Data Control Register (SDIO_DTCTRL)
428
SDIO Data Counter Register (SDIO_DTCNTR)
429
SDIO Status Register (SDIO_STS)
429
SDIO Clear Interrupt Register (SDIO_INTCLR)
430
SDIO Interrupt Mask Register (SDIO_INTEN)
431
SDIOBUF Counter Register (SDIO_BUFCNTR)
433
SDIO Data BUF Register (SDIO_BUF)
433
Universal Serial Bus Full-Seed Device Interface (USBFS)
434
USBFS Introduction
434
USBFS Clock and Pin Configuration
434
USB Clock Configuration
434
USB Pin Configuration
434
USBFS Functional Description
434
USB Initialization
434
Endpoint Configuration
435
USB Buffer
435
Table 24-1 Buffer Size Configuration Table
435
Double-Buffered Endpoints
436
Figure 24-1 Buffer Description Table of Regular Endpoint Vs. Double-Buffered Endpoint
436
SOF Output
437
Suspend/Resume
437
USB Interrupts
437
USBFS Registers
437
Table 24-2 USBFS Register Map and Reset Values
437
USBFS Endpoint N Register (Usbfs_Eptn), N=[0
438
USBFS Control Register (USBFS_CTRL)
439
USBFS Interrupt Status Register (USBFS_INTSTS)
440
USBFS SOF Frame Number Register (USBFS_SOFRNUM)
441
USBFS Device Address Register (USBFS_DEVADDR)
441
USBFS Buffer Table Address Register (USBFS_BUFTBL)
441
USBFS CFG Control Register (USBFS_CFG)
441
USBFS Transmission Buffer First Address Register (USBFS_ Tnaddr)442
442
USBFS Transmission Data Length Register-N (Usbfs_Tnlen)
442
USBFS Reception Buffer First Address Register -N (Usbfs_Rnaddr)442
442
USBFS Reception Data Length Register-N (Usbfs_Rnlen)
442
HICK Auto Clock Calibration (ACC)
443
ACC Introduction
443
Main Features
443
Interrupt Requests
443
Figure 25-1 ACC Interrupt Mapping Diagram
443
Table 25-1 ACC Interrupt Requests
443
Functional Description
444
Principle
445
Figure 25-2 ACC Block Diagram
445
Figure 25-3 Cross-Return Algorithm
445
ACC Registers
446
Status Register (ACC_STS)
446
Table 25-2 ACC Register Map and Reset Values
446
Control Register 1 (ACC_CTRL1)
447
Control Register 2 (ACC_CTRL2)
448
Compare Value 1 (ACC_C1)
448
Compare Value 2 (ACC_C2)
448
Compare Value 3 (ACC_C3)
449
Debug (DEBUG)
450
Debug Introduction
450
Debug and Trace
450
I/O Pin Control
450
Table 26-1 Trace Function Enable
450
DEBUG Registers
451
DEBUG Device ID (DEBUG_IDCODE)
451
Table 26-2 Trace Function Mode
451
Table 26-3 DEBUG Register Address and Reset Value
451
DEBUG Control Register (DEBUG_CTRL)
452
Revision History
454
Advertisement
Advertisement
Related Products
ARTERY AT32A403AVGT7
ARTERY AT32A403AVET7
ARTERY AT32A403A Series
ARTERY AT32A403ACGU7
ARTERY AT32A403ACGT7
ARTERY AT32A403ARGT7
ARTERY AT32A403ACET7
ARTERY AT32A403ACCU7
ARTERY AT32A403ACCT7
ARTERY AT32A403ARCT7
ARTERY Categories
Computer Hardware
Microcontrollers
Motherboard
Recording Equipment
Tool Storage
More ARTERY Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL