Arnewsh SBC5204 Manuals

Manuals and User Guides for Arnewsh SBC5204. We have 1 Arnewsh SBC5204 manual available for free PDF download: User Manual

Arnewsh SBC5204 User Manual

Arnewsh SBC5204 User Manual (73 pages)

Brand: Arnewsh | Category: Single board computers | Size: 0 MB

Table of Contents

Table of Contents
4
Chapter 1 Introduction to the Sbc5204 Board

7
- Introduction
  7
- General Hardware Description
  7
- System Memory
  9
- Serial Communication Channels
  9
- Parallel I/O Ports
  9
- Programmable Timers/Counters
  9
- Isa Bus Connector
  9
- System Configuration
  9
- Installation and Setup
  10
- Unpacking
  10
- Preparing the Board for Use
  10
- Providing Power to the Board
  10
- Selecting Terminal Baud Rate
  11
- The Terminal Character Format
  11
- Connecting the Terminal
  11
- Using Personal Computer as a Terminal
  11
- System Power-Up and Initial Operation
  15
- Sbc5204 Jumper Setup
  15
- Using the Bdm
  16
- Using the Monitor/Debug Firmware
  17
- WHAT IS Dbug
  17
- Operational Procedure
  19
- System Power-Up
  19
- System Initialization
  19
- System Operation
  20
- Terminal Control Characters
  21
- Dbug COMMAND SET
  21
- Bm Block Move
  22
- BR - Breakpoint
  25
- BS - Block Search
  26
- DATA - Data Conversion
  27
- DI - Disassemble
  28
- DL - Download Serial
  29
- DN - Download Network
  30
- Go - Execute
  31
- GT - Execute Till a Temporary Breakpoint
  32
- Help - Help
  33
- IRD - Internal Registers Display
  34
- IRM - Internal Registers Modify
  35
- MD - Memory Display
  36
- MM - Memory Modify
  37
- RD - Register Display
  38
- RM - Register Modify
  39
- RESET - Reset the Board and Dbug
  40
- SET - Set Configuration
  41
- SHOW - Show Configuration
  43
- STEP - Step over
  44
- SYMBOL - Symbol Name Management
  45
- TRACE - Trace into
  46
- UPDBUG - Update the Dbug Image
  47
- UPUSER - Update User Code in Flash
  48
- VERSION - Display Dbug Version
  49
- TRAP #15 Functions
  50
- Hardware Description and Reconfiguration
  52
- The Processor and Support Logic
  52
- The Processor
  52
- The Reset Logic
  52
- The ATS/BUSW Line
  53
- The Clock Circuitry
  53
- Watchdog Timer (BUS MONITOR)
  53
- Interrupt Sources
  53
- Internal SRAM
  54
- The MCF5204 Registers and Memory Map
  54
- Reset Vector Mapping
  55
- DTACK Generation
  55
- Wait State Generator
  56
- The External Sram
  56
- The Eprom/Flash Rom
  56
- The Uart Logic
  58
- Mc68Hc901
  58
- The Parallel I/O Port
  58
- The Isa Bus Logic
  58
- The Connectors and the Expansion Bus
  59
- The Terminal Connector J1
  59
- The Power Supply Connector J3 and J4
  60
- The Programming Connector J5
  60
- The Debug Connector J7
  61
- The Processor Expansion Bus J8 and J9
  61
- The ISA Bus Connector P1
  64
- The Sbc5204 Jumpers
  66
- Configuring Dbug for Network Downloads
  67

Advertisement

Advertisement

Related Products

Arnewsh Categories

Single board computers

More Arnewsh Manuals