Download Print this page

LG 55LV555H Service Manual page 27

Hide thumbs Also See for 55LV555H:

Advertisement

* EMI GASKET
PStoPDF trial version. http://www.oakdoc.com
( p r o t e c t i o n o f D D R n o i s e e m i s s i o n )
BCM-DDR
+A_1.2V
C605
IC100
LGE3549XSP P22(3D PIP)
IN
OUT
GND
A6
0 . 1 u F
C656
DDR_BVDD0
A24
0 . 1 u F
C657
DDR_BVDD1
B7
DDR_BVSS0
B24
DDR_BVSS1
F20
DDR_PLL_TEST
TP600
OPT
B23
R616
0
DDR_PLL_LDO
B17
R618
0
DDR01_CKE
DDR01_CKE
R614
C22
R615
DDR_COMP
E16
0
240
DDR01_ODT
DDR01_ODT
C23
DDR_EXT_CLK
B12
DDR0_CLK
DDR0_CLK
C12
DDR0_CLKb
DDR0_CLKB
A13
DDR1_CLK
DDR1_CLK
A12
DDR1_CLKb
DDR1_CLKB
B15
DDR01_A[0]
DDR01_A00
E14
DDR01_A[1]
DDR01_A01
A15
DDR01_A[2]
DDR01_A02
D15
DDR01_A[3]
DDR01_A03
E13
DDR0_A[4]
DDR0_A04
E12
DDR0_A[5]
DDR0_A05
F13
DDR0_A[6]
DDR0_A06
C14
DDR01_A[7]
DDR01_A07
F14
DDR01_A[8]
DDR01_A08
DDR0_A[4-6]
B14
DDR01_A[9]
DDR01_A09
D14
DDR01_A[10]
DDR01_A10
C13
DDR01_A[11]
DDR01_A[7-13]
DDR01_A11
D13
DDR01_A[12]
DDR01_A12
B13
DDR01_A[13]
DDR01_A13
F15
DDR1_A[4]
DDR1_A04
C15
DDR1_A[5]
DDR1_A05
D16
DDR1_A[6]
DDR1_A06
F16
DDR01_BA0
DDR01_BA0
B16
DDR01_BA1
DDR01_BA1
DDR1_A[4-6]
E15
DDR01_BA2
DDR01_BA2
A17
DDR01_CASB
DDR01_CASb
A8
DDR0_DQ[0]
DDR0_DQ00
B11
DDR0_DQ[1]
DDR0_DQ01
B8
DDR0_DQ[2]
DDR0_DQ02
D11
DDR0_DQ[3]
DDR0_DQ03
E11
DDR0_DQ[4]
DDR0_DQ04
C8
DDR0_DQ[5]
DDR0_DQ05
C11
DDR0_DQ[6]
DDR0_DQ06
C9
DDR0_DQ[7]
DDR0_DQ07
D8
DDR0_DQ[8]
DDR0_DQ08
E10
DDR0_DQ[9]
DDR0_DQ09
E9
DDR0_DQ[10]
DDR0_DQ10
F11
DDR0_DQ[11]
DDR0_DQ11
F12
DDR0_DQ[12]
DDR0_DQ12
E8
DDR0_DQ[13]
DDR0_DQ13
D10
DDR0_DQ[14]
DDR0_DQ14
F8
DDR0_DQ[15]
DDR0_DQ15
C18
DDR1_DQ[0]
DDR1_DQ00
C20
DDR1_DQ[1]
DDR1_DQ01
A18
DDR1_DQ[2]
DDR1_DQ02
B21
DDR1_DQ[3]
DDR1_DQ03
C21
DDR1_DQ[4]
DDR1_DQ04
B18
DDR1_DQ[5]
DDR1_DQ05
B20
DDR1_DQ[6]
DDR1_DQ06
D18
DDR1_DQ[7]
DDR1_DQ07
E18
DDR1_DQ[8]
DDR1_DQ[0-15]
DDR1_DQ08
D21
DDR1_DQ[9]
DDR1_DQ09
F18
DDR1_DQ[10]
DDR1_DQ10
E20
DDR1_DQ[11]
DDR1_DQ11
A22
DDR1_DQ[12]
DDR1_DQ12
F17
DDR1_DQ[13]
DDR1_DQ13
B22
DDR1_DQ[14]
DDR1_DQ14
E17
DDR1_DQ[15]
DDR1_DQ15
A10
DDR0_DM0
DDR0_DM0
C10
DDR0_DM1
DDR0_DM1
A20
DDR1_DM0
DDR1_DM0
F19
DDR1_DM1
DDR1_DM1
B10
DDR0_DQS0
DDR0_DQS0
B9
DDR0_DQS0b
DDR0_DQS0B
F10
DDR0_DQS1
DDR0_DQS1
F9
DDR0_DQS1b
DDR0_DQS1B
B19
DDR1_DQS0
DDR1_DQS0
C19
DDR1_DQS0b
DDR1_DQS0B
E19
DDR1_DQS1
DDR1_DQS1
D19
DDR1_DQS1b
DDR1_DQS1B
C16
DDR01_RASb
DDR01_RASB
A7
DDR_VREF0
A23
DDR_VREF1
DDR01_WEb
C17
DDR01_WEB
C7
DDR_VDDP1P8_1
D22
DDR_VDDP1P8_2
C658
IN
OUT
EAN60345909
GND
C606
0 . 1 u F
+1.8V_DDR_BCM3549P
DDR VTT
DDR_VTT
OPT
OPT
C601
C623
C625
C626
10uF
100uF
10uF
0 . 1 u F
6.3V
16V
6.3V
NC
DDR0_VREF0
DDR1_VREF0
GND
VREF_ORIGINAL
120-ohm
VSENSE
BLM18PG121SN1D
L601
VREF
VREF_ORIGINAL
L602
BLM18PG121SN1D
120-ohm
C619
C621
C622
C624
0 . 1 u F
0 . 1 u F
0 . 1 u F
0 . 1 u F
OPT
OPT
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES
SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
K4T1G084QF-BCF8
E8
C8
IC603-*1
M1
OPT
CK
DQ0
F8
C2
MDS62110205
CK
DQ1
F2
D7
M2
CKE
DQ2
D3
MDS62110205
DQ3
D1
M3
DQ4
OPT
F7
D9
MDS62110205
RAS
DQ5
G7
B1
CAS
DQ6
M4
OPT
F3
SS DDR
B9
WE
DQ7
MDS62110205
G8
CS
M5
MDS62110209
B7
DQS
M6
G2
A8
BA0
DQS
MDS62110205
G3
B3
BA1
DM/RDQS
M7
OPT
G1
A2
BA2
NU/RDQS
MDS62110205
M8
OPT
H8
A9
MDS62110205
A0
VDDQ_1
H3
C1
M9
A1
VDDQ_2
H7
C3
A2
VDDQ_3
MDS62110209
J 2
C7
A3
VDDQ_4
J 8
C9
M10
A4
VDDQ_5
OPT
J 3
A1
A5
VDD_1
MDS62110205
J 7
L1
A6
VDD_2
K2
E9
A7
VDD_3
K8
H9
A8
VDD_4
K3
DDR01_A[0-3]
A9
H2
A7
A10/AP
VSSQ_1
K7
B2
A11
VSSQ_2
L2
B8
A12
VSSQ_3
L8
D2
A13
VSSQ_4
D8
VSSQ_5
A3
VSS_1
E3
L3
VSS_2
NC_1
J 1
L7
VSS_3
NC_2
K9
VSS_4
F9
E2
ODT0
VREF
E1
VDDL
E7
VSSDL
IC603
NT5TU128M8DE_BD
G25;U10
DDR0_CLK
NANYA DDR
R619
E8
100
CK
F8
G25;U10
DDR0_CLKb
CK
F2
G26;U9;W19;AG9;
DDR01_CKE
CKE
AL15;AL21
E12;U9;W19;AG9;
F7
DDR01_RASb
DDR0_DQ[0-15]
RAS
AL19;AL25
E21;U9;W18;AG9;
G7
DDR01_CASb
AL24
CAS
E11;U8;W18;AG8;
F3
DDR01_WEb
WE
AL15;AL21
G8
CS
DDR01_BA0
DDR01_BA1
G2
DDR01_A[0-3]
BA0
G3
BA1
DM/RDQS
H8
DDR01_A[0]
A0
NU/RDQS
DDR01_A[1]
H3
A1
H7
DDR01_A[2]
A2
DDR01_A[3]
J 2
A3
VDDQ_1
J 8
DDR0_A[4]
A4
VDDQ_2
DDR0_A[5]
J 3
A5
VDDQ_3
J 7
DDR0_A[6]
A6
VDDQ_4
DDR01_A[7]
K2
DDR0_A[4-6]
A7
VDDQ_5
K8
DDR01_A[8]
A8
VDD_1
DDR01_A[9]
K3
A9
VDD_2
H2
DDR01_A[10]
DDR01_A[7-13]
A10/AP
VDD_3
DDR01_A[11]
K7
A11
VDD_4
L2
DDR01_A[12]
A12
VSSQ_1
VSSQ_2
VSSQ_3
G1
DDR01_BA2
NC_1/BA2
VSSQ_4
L3
E21;U4;W14;AF4;
NC_2/A14
VSSQ_5
AL16;AL21
L7
NC_3/A15
VSS_1
DDR01_A[13]
L8
A13
VSS_2
VSS_3
VSS_4
F9
DDR01_ODT
ODT
VREF
G26;U3;W13;AG3;
VDDL
AL15;AL21
VSSDL
EAN60992101
+1.8V_DDR_BCM3549P
P l a c e C a p s c l o s e t o D R A M p i n
DDR1_VREF0
DDR0_VREF0
R667
0
R670
0
VREF_ORIGINAL
VREF_ORIGINAL
+1.8V_DDR_BCM3549P
DDR1_VREF0
+3.3V
+1.8V_DDR_BCM3549P
IC600
TJ2995D
VTT
1
8
+1.8V_DDR_BCM3549P
PVIN
2
7
DDR0_VREF0
AVIN
3
6
VDDQ
4
5
OPT
C645
C646
10uF
10uF
6.3V
6.3V
K4T1G084QF-BCF8
K4T1G084QF-BCF8
IC604-*1
IC605-*1
E8
C8
E8
CK
DQ0
CK
F8
C2
F8
CK
DQ1
CK
F2
D7
F2
CKE
DQ2
CKE
D3
DQ3
D1
DQ4
F7
D9
F7
RAS
DQ5
RAS
G7
B1
G7
SS DDR
SS DDR
CAS
DQ6
CAS
F3
B9
F3
WE
DQ7
WE
G8
G8
CS
CS
B7
DQS
G2
A8
G2
BA0
DQS
BA0
G3
B3
G3
BA1
DM/RDQS
BA1
G1
A2
G1
BA2
NU/RDQS
BA2
H8
A9
H8
A0
VDDQ_1
A0
H3
C1
H3
A1
VDDQ_2
A1
H7
C3
H7
A2
VDDQ_3
A2
J 2
C7
J 2
A3
VDDQ_4
A3
J 8
C9
J 8
A4
VDDQ_5
A4
J 3
A1
J 3
A5
VDD_1
A5
J 7
L1
J 7
A6
VDD_2
A6
K2
E9
K2
A7
VDD_3
A7
K8
H9
K8
A8
VDD_4
A8
K3
K3
A9
A9
H2
A7
H2
A10/AP
VSSQ_1
A10/AP
K7
B2
K7
A11
VSSQ_2
A11
L2
B8
L2
A12
VSSQ_3
A12
L8
D2
L8
A13
VSSQ_4
A13
D8
VSSQ_5
A3
VSS_1
E3
L3
VSS_2
L3
J 1
NC_1
NC_1
L7
L7
VSS_3
NC_2
K9
NC_2
VSS_4
F9
E2
F9
ODT0
VREF
ODT0
E1
VDDL
E7
VSSDL
C8
DDR0_DQ[0]
DQ0
DDR0_DQ[0-15]
C2
DDR0_DQ[1]
DQ1
D7
DDR1_CLK
DDR0_DQ[2]
G25;AG10
DQ2
D3
DDR0_DQ[3]
R617
DQ3
100
D1
DDR0_DQ[4]
G25;AG10
DDR1_CLKb
DQ4
D9
DDR0_DQ[5]
G26;L20;U9;AG9;
DQ5
DDR01_CKE
B1
AL15;AL21
DDR0_DQ[6]
DQ6
B9
DDR0_DQ[7]
DQ7
E12;M19;U9;AG9;
DDR01_RASb
AL19;AL25
E21;M19;U9;AG9;
DDR01_CASb
AL24
E11;M19;U8;AG8;
B7
DDR0_DQS0 E13
DDR01_WEb
DQS
AL15;AL21
A8
DDR0_DQS0b E13
DQS
B3
E21;K18;U8;AF8;
DDR0_DM0
E14
DDR01_BA0
AL16;AL21
A2
E21;K18;U8;AF8;
DDR01_BA1
AL18;AL22
DDR01_A[0-3]
+1.8V_DDR_BCM3549P
A9
DDR01_A[0]
C1
DDR01_A[1]
C3
DDR01_A[2]
C7
DDR01_A[3]
C9
DDR1_A[4]
A1
DDR1_A[5]
L1
DDR1_A[6]
E9
DDR1_A[4-6]
H9
A7
B2
DDR01_A[7-13]
B8
D2
D8
A3
E3
E21;L15;U4;AF4;
DDR01_BA2
DDR0_VREF0
AL16;AL21
J 1
K9
E2
E1
C641
C640
E7
0 . 1 u F
470pF
G26;L13;U3;AG3;
DDR01_ODT
AL15;AL21
NT5TU128M8DE_BD
E8
G25;L20
DDR0_CLK
CK
F8
G25;L20
DDR0_CLKb
CK
G26;L20;W19;AG9;
F2
DDR01_CKE
AL15;AL21
CKE
E12;M19;W19;AG9;
F7
DDR01_RASb
RAS
AL19;AL25
E21;M19;W18;AG9;
G7
DDR01_CASb
CAS
AL24
E11;M19;W18;AG8;
F3
DDR01_WEb
WE
AL15;AL21
G8
CS
E21;K18;W18;AF8;
DDR01_BA0
AL16;AL21
E21;K18;W18;AF8;
DDR01_BA1
AL18;AL22
G2
DDR01_A[0-3]
BA0
G3
BA1
H8
DDR01_A[0]
A0
DDR01_A[1]
H3
A1
H7
DDR01_A[2]
A2
DDR01_A[3]
J 2
A3
J 8
DDR0_A[4]
A4
DDR0_A[5]
J 3
A5
J 7
DDR0_A[6]
A6
DDR01_A[7]
K2
DDR0_A[4-6]
A7
K8
DDR01_A[8]
A8
K3
DDR01_A[9]
A9
H2
DDR01_A[10]
DDR01_A[7-13]
A10/AP
K7
DDR01_A[11]
A11
DDR01_A[12]
L2
A12
E21;L15;W14;AF4;
G1
DDR01_BA2
NC_1/BA2
AL16;AL21
L3
NC_2/A14
L7
NC_3/A15
DDR01_A[13]
L8
A13
G26;L13;W13;AG3;
F9
DDR01_ODT
AL15;AL21
ODT
P l a c e C a p s c l o s e t o D R A M p i n
K4T1G084QF-BCF8
E8
C8
C8
IC606-*1
DQ0
CK
DQ0
C2
F8
C2
CK
DQ1
DQ1
F2
D7
D7
CKE
DQ2
DQ2
D3
D3
DQ3
DQ3
D1
D1
DQ4
DQ4
F7
D9
D9
DQ5
RAS
DQ5
G7
B1
B1
SS DDR
CAS
DQ6
DQ6
F3
B9
B9
DQ7
WE
DQ7
G8
CS
B7
B7
DQS
DQS
G2
A8
A8
DQS
BA0
DQS
B3
G3
B3
BA1
DM/RDQS
DM/RDQS
G1
A2
A2
NU/RDQS
BA2
NU/RDQS
A9
H8
A9
A0
VDDQ_1
VDDQ_1
H3
C1
C1
VDDQ_2
A1
VDDQ_2
C3
H7
C3
A2
VDDQ_3
VDDQ_3
J 2
C7
C7
VDDQ_4
A3
VDDQ_4
C9
J 8
C9
A4
VDDQ_5
VDDQ_5
J 3
A1
A1
VDD_1
A5
VDD_1
L1
J 7
L1
A6
VDD_2
VDD_2
K2
E9
E9
A7
VDD_3
VDD_3
H9
K8
H9
A8
VDD_4
VDD_4
K3
A9
H2
A7
A7
VSSQ_1
A10/AP
VSSQ_1
K7
B2
B2
A11
VSSQ_2
VSSQ_2
L2
B8
B8
VSSQ_3
A12
VSSQ_3
D2
L8
D2
A13
VSSQ_4
VSSQ_4
D8
D8
VSSQ_5
VSSQ_5
A3
A3
VSS_1
VSS_1
E3
E3
L3
VSS_2
VSS_2
J 1
NC_1
J 1
L7
VSS_3
VSS_3
NC_2
K9
K9
VSS_4
VSS_4
F9
E2
E2
VREF
ODT0
VREF
E1
E1
VDDL
VDDL
E7
E7
VSSDL
VSSDL
IC605
NT5TU128M8DE_BD
NANYA DDR
E8
C8
DDR1_DQ[0]
CK
DQ0
DDR1_DQ[0-15]
F8
C2
DDR1_DQ[1]
CK
DQ1
F2
D7
DDR1_DQ[5]
CKE
DQ2
D3
DDR1_DQ[3]
DQ3
D1
DDR1_DQ[4]
DQ4
F7
D9
DDR1_DQ[2]
RAS
DQ5
G7
B1
DDR1_DQ[6]
CAS
DQ6
F3
B9
DDR1_DQ[7]
WE
DQ7
G8
CS
B7
DDR1_DQS0
E12
DQS
G2
A8
DDR1_DQS0b
E12
BA0
DQS
G3
B3
DDR1_DM0
E14
BA1
DM/RDQS
H8
A2
A0
NU/RDQS
H3
+1.8V_DDR_BCM3549P
A1
H7
A2
J 2
A9
A3
VDDQ_1
J 8
C1
A4
VDDQ_2
J 3
C3
A5
VDDQ_3
J 7
C7
A6
VDDQ_4
K2
C9
DDR01_A[7]
A7
VDDQ_5
K8
A1
DDR01_A[8]
A8
VDD_1
K3
L1
DDR01_A[9]
A9
VDD_2
DDR01_A[10]
H2
E9
A10/AP
VDD_3
K7
H9
DDR01_A[11]
A11
VDD_4
DDR01_A[12]
L2
A7
A12
VSSQ_1
B2
VSSQ_2
B8
VSSQ_3
G1
D2
NC_1/BA2
VSSQ_4
L3
D8
NC_2/A14
VSSQ_5
L7
A3
NC_3/A15
VSS_1
DDR01_A[13]
L8
E3
A13
VSS_2
DDR1_VREF0
J 1
VSS_3
K9
VSS_4
F9
E2
ODT
VREF
E1
C673
C674
VDDL
P l a c e C a p s c l o s e t o D R A M p i n
E7
VSSDL
470pF
EAN60992101
0 . 1 u F
IC604
DDR0_DQ[0-15]
NANYA DDR
G25;W20
DDR1_CLK
C8
DDR0_DQ[9]
DQ0
C2
DDR0_DQ[8]
G25;W19
DDR1_CLKb
DQ1
D7
DDR0_DQ[12]
G26;L20;U9;W19;
DDR01_CKE
DQ2
AL15;AL21
D3
DDR0_DQ[13]
DQ3
D1
DDR0_DQ[15]
DQ4
D9
E12;M19;U9;W19;
DDR0_DQ[11]
DDR01_RASb
DQ5
AL19;AL25
E21;M19;U9;W18;
B1
DDR0_DQ[10]
DDR01_CASb
DQ6
AL24
B9
E11;M19;U8;W18;
DDR0_DQ[14]
DDR01_WEb
DQ7
AL15;AL21
E21;K18;U8;W18;
DDR01_BA0
AL16;AL21
E21;K18;U8;W18;
B7
DDR01_BA1
DQS
DDR0_DQS1 E13
AL18;AL22
A8
DQS
DDR0_DQS1b E13
DDR01_A[0-3]
B3
DM/RDQS
DDR0_DM1E14
A2
NU/RDQS
+1.8V_DDR_BCM3549P
A9
VDDQ_1
C1
VDDQ_2
C3
VDDQ_3
C7
VDDQ_4
C9
VDDQ_5
DDR1_A[4-6]
A1
VDD_1
L1
VDD_2
E9
DDR01_A[7-13]
VDD_3
H9
VDD_4
A7
VSSQ_1
B2
VSSQ_2
B8
VSSQ_3
D2
DDR01_BA2
VSSQ_4
D8
VSSQ_5
E21;L15;U4;W14;
A3
VSS_1
AL16;AL21
E3
VSS_2
DDR0_VREF0
J 1
VSS_3
K9
VSS_4
E2
DDR01_ODT
VREF
E1
C607
VDDL
C662
C663
G26;L13;U3;W13;
E7
IN
OUT
AL15;AL21
VSSDL
0 . 1 u F
470pF
GND
EAN60992101
* DDR2 1.8V By CAP - Place these Caps near Memory
+1.8V_DDR_BCM3549P
DDR_VTT
DDR01_A[0-3]
DDR01_A[7-13]
DDR01_RASb
DDR1_A[4-6]
DDR01_A[2]
DDR01_A[0]
DDR1_A[6]
75
AR607
DDR01_CASb
R620
75
DDR01_A[12]
R611
75
DDR01_A[9]
DDR01_A[7]
DDR1_A[5]
75
DDR1_A[4]
AR608
75
DDR01_A[11]
DDR01_A[8]
DDR01_A[13]
AR606
DDR01_A[3]
DDR01_A[1]
DDR01_A[10]
75
DDR01_BA1
AR609
DDR01_BA0
DDR01_BA2
DDR01_WEb
G26;L20;U9;W19;
S I
75
DDR01_CKE
AG9;AL15
AR610
DDR01_ODT
R621
75
DDR_VTT
DDR01_A[0-3]
DDR01_A[7-13]
DDR01_RASb
DDR0_A[4-6]
DDR01_A[2]
DDR01_A[0]
DDR0_A[6]
75
AR611
DDR01_A[3]
DDR01_A[1]
DDR01_A[10]
DDR01_BA1
75
DDR01_A[12]
AR612
DDR01_A[9]
DDR01_A[7]
DDR0_A[5]
75
DDR0_A[4]
AR613
DDR01_A[11]
DDR01_A[8]
DDR01_A[13]
75
AR614
DDR01_BA0
DDR01_BA2
DDR01_WEb
G26;L20;U9;W19;
DDR01_CKE
75
AG9;AL21
AR615
DDR01_ODT
R625
75
S I
* DDR2 1.8V By CAP - Place these Caps near Memory
+1.8V_DDR_BCM3549P
IC606
NT5TU128M8DE_BD
DDR1_DQ[0-15]
NANYA DDR
E8
C8
DDR1_DQ[9]
CK
DQ0
F8
C2
DDR1_DQ[8]
CK
DQ1
F2
D7
DDR1_DQ[12]
CKE
DQ2
D3
DDR1_DQ[13]
DQ3
D1
DDR1_DQ[15]
DQ4
F7
D9
DDR1_DQ[14]
RAS
DQ5
G7
B1
DDR1_DQ[10]
CAS
DQ6
F3
B9
DDR1_DQ[11]
WE
DQ7
G8
CS
B7
DQS
DDR1_DQS1
G2
A8
BA0
DQS
DDR1_DQS1b
G3
B3
BA1
DM/RDQS
DDR1_DM1
H8
A2
DDR01_A[0]
A0
NU/RDQS
+1.8V_DDR_BCM3549P
DDR01_A[1]
H3
A1
H7
DDR01_A[2]
A2
DDR01_A[3]
J 2
A9
A3
VDDQ_1
J 8
C1
DDR1_A[4]
A4
VDDQ_2
DDR1_A[5]
J 3
C3
A5
VDDQ_3
J 7
C7
DDR1_A[6]
A6
VDDQ_4
DDR01_A[7]
K2
C9
A7
VDDQ_5
K8
A1
DDR01_A[8]
A8
VDD_1
K3
L1
DDR01_A[9]
A9
VDD_2
H2
E9
DDR01_A[10]
A10/AP
VDD_3
K7
H9
DDR01_A[11]
A11
VDD_4
DDR01_A[12]
L2
A7
A12
VSSQ_1
B2
VSSQ_2
B8
VSSQ_3
G1
D2
NC_1/BA2
VSSQ_4
L3
D8
NC_2/A14
VSSQ_5
L7
A3
NC_3/A15
VSS_1
DDR01_A[13]
L8
E3
A13
VSS_2
DDR1_VREF0
J 1
VSS_3
K9
VSS_4
F9
E2
ODT
VREF
E1
C695
C696
VDDL
E7
VSSDL
470pF
0 . 1 u F
EAN60992101
P l a c e C a p s c l o s e t o D R A M p i n
LV555H-UA
2 0 1 0 . 1 2 . 1 0
DDR
6
S I
C683
0 . 1 u F
C684
0 . 1 u F
C685
0 . 1 u F
C686
0 . 1 u F
C687
0 . 1 u F
C688
0 . 1 u F
C691
0 . 1 u F
C689
0 . 1 u F
C690
0 . 1 u F
C692
0 . 1 u F
C693
0 . 1 u F
C694
0 . 1 u F
C602
0 . 1 u F
C603
0 . 1 u F
C604
0 . 1 u F
S I
E12
E12
E13
C608
IN
OUT
GND
18

Advertisement

loading