Advertisement
RD-HD5MD/HD7
QQ
3 7 63 1515 0
Pin No.
Pin Name
21
OSCN
22
VSIO0
23
XTSL
24,25
DIN (0,1)
26
DOUT
27
DATAI
28
LRCKI
29
XBCKI
30
VDC1
31
VSC1
32
ADDT
33
DADT
34
LRCK
35
XBCK
36
F256
37
XWE
38
XOE
39
DRVDD0
40
DRVSS0
41
A11
42~45
D3,D0,D2,D1
TE
46
XCAS
L 13942296513
47
XRAS
A09~A10,A07,A00,
48~56
A06,A01,A05,A02
57
VDC2
58
VSC2
59,60
A04,A03
61
DRVDD1
62
DRVSS1
63,64
TEST(0,1)
65
TEST2
66
AVD1
67
ASYO
68
ASYI
69
BIAS
70
RFI
71
AVS1
72
PCO
73
FILI
74
FILO
75
CLTV
76
PEAK
77
BOTM
www
78
ABCD
79
FE
80
AUX1
.
81
VC
82
ADIO
14
CIRCUIT DESCRIPTION
I/O
I
Control for feedback resistor and inverter inside oscillation circuit.
-
I/O GND.
OSCI pin input frequency switching.
512Fs (22.5792MHz) when XTSL 1 (command) =low and XTSL = high.
I
1024Fs (45.1584MHz) when XTSL 1 = low and XTSL = low.
2048Fs (90.3168MHz) whe
I
Digital audio interface signal input (0,1).
O
Digital audio interface signal output.
I
3-wire data input for recording.
I
3-wire LR clock input for recording.
I
3-wire bit clock input for recording.
-
CORE power supply.
-
CORE GND.
I
Data input from A/D converter.
O
REC monitor output/decoding audio data output.
O
LR clock output to external audio block.
O
Bit clock output to external audio block.
O
256Fs output.
O
External DRAM write enable output.
O
External DRAM read enable output.
-
DRAM interface power supply.
-
DRAM interface GND.
O
External DRAM address output.
I/O
External DRAM data bus.
O
External DRAM XCAS output.
O
External DRAM XRAS output.
O
External DRAM address output.
-
CORE power supply.
-
CORE GND.
O
External DRAM address output.
-
DRAM interface power supply.
-
DRAM interface GND.
I
Connect to the analog power supply.
O
No connected.
-
Analog power supply.
O
Playback EFM full-swing output.
I
Playback EFM comparator slice voltage input.
I
Playback EFM comparator bias current input.
I
Playback EFM RF signal input.
-
Analog GND.
Phase comparison output for master PLL of playback digital PLL and
O
recording EFM PLL.
I
Filter input for master PLL of playback digital PLL and recording EFM PLL.
O
Filter output for master PLL of playback digital PLL and recording EFM PLL.
Internal VCO control voltage input for master PLL of playback digital PLL
I
and recording EFM PLL.
I
Peak hold signal input for quantity of light.
I
Bottom hold signal input for quantity of light.
I
Signal input for quantity of light.
x
ao
u163
y
I
Focus error signal input.
I
Auxiliary input 1.
i
I
Center voltage input.
O
Test. No connected.
2 9
8
Pin Description
Q Q
3
6 7
1 3
1 5
co
.
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9
Hide quick links:
Advertisement
