Ic Description - Aiwa SX-DV1 Service Manual

Aiwa ht-dv1 5 channel home theater system service manual
Table of Contents

Advertisement

IC DESCRIPTION -3/3 (IC,TC2000/IC,TA2025 -1/1)
QQ
3 7 63 1515 0
Pin No.
Pin Name
1
BIASCAP
2
FDBKP2
3
DCMP
4
FDBKN2
5
VPWR
6
FDBKP1
7
FDBKN1
8
HMUTE
9
Y1
10
Y1B
11
Y2B
12
Y2
13
NC
14
OCD2
15
REF
16
OCD1
17
VnnSense
18
OVRLDB
TE
L 13942296513
19
VppSense
20
AGND
21
V5
22
OAout1
23
INv1
24
MUTE
25
BBM0
26
BBM1
27
OAout2
www
.
http://www.xiaoyu163.com
I/O
Bandgap reference times two (typically 2.5VDC). Used to set the common mode voltage for the
-
input op amps. This pin is not capable of driving external circuitry.
O
Positive switching feedback.
-
Internal mode selection. This pin must be grounded for proper device operation.
0
Negative switching feedback.
-
Test pin. Must be left floating.
I
Positive switching feedback.
I
Negative switching feedback.
Logic output. A logic high indicates both amplifiers are muted, due to the mute pin state, or a
O
"fault".
O
Non-inverted switching modulator outputs.
O
Inverted switching modulator outputs.
O
Inverted switching modulator outputs.
O
Non-inverted switching modulator outputs.
-
No connect
-
Over Current Detect.
-
Internal reference voltage; approximately 1.2 VDC.
-
Over Current Detect. This pin must be grounded for proper device operation.
-
Negative power stage over/under supply voltage sense resistor tie point.
-
A logic low output indicates the input signal has overloaded the amplifier.
-
Positive power stage over/under supply voltage sense resistor tie point.
-
Ground
I
5 Volt power supply input.
O
Input stage output pins.
Single-ended inputs. Inputs are a ÅgvirtualÅh ground of an inverting opamp with approximately
I
2.4VDC bias.
When set to logic high, both amplifiers are muted and in idle mode. When low (grounded),both
amplifiers are fully operational. If left floating, the device stays in the mute mode.Ground if not
I
used.
-
Break-before-make timing control to prevent shoot-through in the output FETs.
-
Break-before-make timing control to prevent shoot-through in the output FETs.
I
Input stage output pins.
x
ao
u163
y
i
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3
6 7
1 3
1 5
co
.
-35-
9 4
2 8
0 5
8
2 9
9 4
2 8
m
XA-DV1
9 9
9 9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents