Xilinx ML365 Virtex-II Pro QDR II SRAM M User Manual
Xilinx ML365 Virtex-II Pro QDR II SRAM M User Manual

Xilinx ML365 Virtex-II Pro QDR II SRAM M User Manual

Qdr ii sram (200 mhz) memory board
Table of Contents

Advertisement

Quick Links

Product Not Recommended for New Designs
ML365 Virtex-II Pro
QDR II SRAM (200 MHz)
Memory Board User Guide
UG066 (v1.0) June 29, 2004
R

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ML365 Virtex-II Pro QDR II SRAM M and is the answer not in the manual?

Questions and answers

Summary of Contents for Xilinx ML365 Virtex-II Pro QDR II SRAM M

  • Page 1 Product Not Recommended for New Designs ML365 Virtex-II Pro QDR II SRAM (200 MHz) Memory Board User Guide UG066 (v1.0) June 29, 2004...
  • Page 2 Xilinx, Inc. assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx, Inc. will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.
  • Page 3: Guide Contents

    Additional Resources For additional information, go to http://support.xilinx.com. The following table lists some of the resources you can access from this website. You can also directly access these resources using the provided URLs. Resource...
  • Page 4: Conventions

    Problem Solvers Interactive tools that allow you to troubleshoot your design issues: http://support.xilinx.com/support/troubleshoot/psolvers.htm Tech Tips Latest news, design tips, and patch information for the Xilinx design environment: http://www.support.xilinx.com/xlnx/xil_tt_home.jsp Conventions This document uses the following conventions. An example illustrates each convention.
  • Page 5: Table Of Contents

    ............23 3.3 V Generation ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 6 Corners Results Matrix ........... 104 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem.
  • Page 7: Schedule Of Figures

    Figure 5-2: Picture of the Bottom Layer of the ML365 Revision 1.0b Board ... 51 Appendix 1: Related Documentation Appendix 2: FPGA Pinout Appendix 3: Memory Board Schematics and Characterization Results ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 8 Product Not Recommended for New Designs www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 9: Schedule Of Tables

    Table 3-1: Corners Results Measurements........104 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004...
  • Page 10 Product Not Recommended for New Designs www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 11: Overview

    Test and verify the interoperability of Virtex-II Pro devices with high-speed QDR II SRAM memories • Serve as a development platform for Xilinx and its customers to use for building memory interfaces • Provide a means by which Xilinx can demonstrate high-speed QDR II SRAM memory interoperability This document describes the functional blocks within the ML365.
  • Page 12: Features

    U5) and B (interface to the FPGA on the left side, U11) • One additional memory interface on the top banks of the FPGA (interface C, U12) ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 13: Chapter 2: Architecture

    Architecture This chapter provides functional descriptions of the major blocks within the ML365 board design. For additional detailed information on the design, refer to the schematics, which are located at http://www.xilinx.com/bvdocs/userguides/ug066.zip. ML365 Board Block Diagram Figure 2-1 shows a block diagram of the ML365 board. Refer to “Block Descriptions”...
  • Page 14: Block Descriptions

    Block Descriptions This section describes the major blocks of the ML365 board. FPGA The ML365 uses a Xilinx XC2VP20FF1152C-6 Virtex-II Pro device. This device is packaged in a 1152-pin BGA package with a -6 speed grade. Refer to Appendix 2, “FPGA Pinout,”for...
  • Page 15: Sma Clock Connectors

    GPIO Header Pin # FPGA I/O Pin Ground Connections AL13 AL12 AD16 AE16 AM14 AM13 AF16 AG16 AH15 AJ15 AD17 AE17 AH16 AJ16 AK16 AF17 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 16: Dip Switch (Sw3)

    Table 2-4: FPGA Configuration Status Configuration INIT Configuration DONE Table 2-5: SystemAce Configuration Status Error System Ace LEDs Status USER1 AF15 User LEDs USER2 AE15 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 17: Push Buttons

    Unused I/Os are connected to GND in all FPGA banks. This was done to improve power dissipation and SSO ground bounce. Users must not drive any unused I/Os that are connected to GND. ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 18: Liquid Crystal Display

    AS t AH R / W PW EH t ER t EF t DSW DB[7:0] t CYC E ug066_c2_02_060704 Figure 2-2: LCD Write Timing Diagram www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 19: Display Commands

    µ Sets ON/OFF of entire Display display (D), cursor ON/OFF On/Off (C), and blink of cursor Control position character (B). ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 20 DL = 1: 8 bits or DL = 0: 4 bits N = 1: 2 lines F = 0: 5 x 7 dots BF = 1: Internally operating or BF = 0: Can accept instruction www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 21: Figure 2-3: Display Initialization Sequence

    01 (Hex) End of Initialization Display Clear 80 (Hex) 80 (Hex) ≥ 40 uS DD RAM Address Set 1st Digit ug066_c2_03_060804 Figure 2-3: Display Initialization Sequence ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 22: Figure 2-4: Lcd Panel Character Set

    Product Not Recommended for New Designs Chapter 2: Architecture ug066_c2_04_060704 Figure 2-4: LCD Panel Character Set www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 23: Power

    The Texas Instruments PT5505N voltage regulator generates the 1.5 V @ 3 A power. This power regulator is packaged in a 5-pin, thermally-efficient copper case that is solderable, and provides the core voltage to the FPGA (V CCINT ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 24: Fpga Configuration

    Slave Serial Mode In Slave Serial Mode, the FPGA CCLK pin is driven by an external source. The FPGA is configured by loading one bit per CCLK cycle in the DIN pin. www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778...
  • Page 25: Systemace Configuration (Default Mode)

    The SelectMap connector P99 carries FPGA bits [7:0]. When SelectMap is not used, the SelectMap connector pins can also be used as normal I/O. Figure 2-5 shows the layout of the SelectMap connectors P99 and P111. ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 26: Figure 2-5: Selectmap Connectors P99 And P111

    DONE FPGA D5 FPGA RFWR# FPGA D6 PROG FPGA D7 INIT SelectMAP Header Header 9 FPGA BUSY ug066_c2_05_060804 Figure 2-5: SelectMap Connectors P99 and P111 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 27: Jtag Configuration

    DIP Switch VBATT HSWAP_EN RSVD XC2V3000 SYSACE_CFGPROG# SYSACE_CFGINIT# ug066_c2_06_062804 Figure 2-6: SystemAce and JTAG Connectors Table 2-12: JTAG Connector Pins (P1) Function Number 3.3 Volts FPGA_TDI ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 28: Figure 2-7: Jtag I/O Connector P103

    Product Not Recommended for New Designs Chapter 2: Architecture Figure 2-7 shows the JTAG connector P103. 3.3V P103 ug124_07_0603_04 Figure 2-7: JTAG I/O Connector P103 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 29: Chapter 3: Electrical Requirements

    CQ, C, K: 6 (x2 (split termination)) address bus A: 18 (x2 (split termination)) R_n_int: 1 (x2 (split termination)) Control signals: 6 (x2 (split termination)) ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 30: Fpga Internal Power Budget

    The following tables show the power consumption values inside the FPGA based on the complete QDR design. These results are derived using the Xilinx Power Estimator tool. Block Select RAM, Block Multiplier, Processor, and MGT Power tables are not included in this section as they are not used in this application.
  • Page 31 HSTL_II_DCI (1.8v) 3662 Mem Addr/Control HSTL_II_DCI (1.8v) 100% 2431 Mem K/C HSTL_II_DCI (1.8v) 100% Mem CQ HSTL_II_DCI (1.8v) A_R/W, C_R/W HSTL_II (1.8v) 100% Total 7859 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 32 Product Not Recommended for New Designs ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 33: Termination And Transmission Line Summaries

    100 ohm parallel split termination pull-up to 1.8 V Control (R, W, BW) HSTL_18_C2 No termination 100 ohm parallel split termination pull-up to 1.8 V ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 34: Terminations And Transmission Lines For Qdr Components

    “IBIS Simulations,” page 35 have been processed using the actual PCB characteristics, from the PCB layout tool and the memory and FPGA driver IBIS models. www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 35: Ibis Simulations

    • Purple signal: Typical driver • Green signal: Fast/strong driver • Blue signal: Slow/weak driver For the eye diagram, the typical drivers are used. ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 36: Data Signal Simulations

    V dd FPGA QDR II SRAM QDR II SRAM FPGA ml365_01_061504 Figure 4-1: Signal Terminations for Transmitted and Received Data www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 37: Data Signals From The Fpga To The Memory (Hstl_18_C2 At Fpga)

    Figure 4-2: Data Signal Bit 4 from the FPGA to the Memory (Typical Case) An eye diagram is provided as well (refer to Figure 4-3). ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 38: Figure 4-3: Eye Diagram For Data Bit 4 From The Fpga To The Qdr Ii Sram, U11

    Product Not Recommended for New Designs Chapter 4: Signal Integrity Recommendations and Simulations Figure 4-3: Eye Diagram for Data Bit 4 from the FPGA to the QDR II SRAM, U11 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778...
  • Page 39: Ml365 Virtex-Ii Pro Qdr Ii Sram Mem. Board

    Figure 4-4: Data Signals from the QDR II SRAM U11 at the FPGA (Typical, Slow/Weak and Fast/Strong Cases) ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 40: Eye Diagram For The Component U11, Bit 4 Signal Measured At The Fpga

    FPGA to the last memory component. Figure 4-5: Eye Diagram for Data Bit 4 at the FPGA from Component U11 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778...
  • Page 41: Clock Signal Simulations

    = 1.8 V (equivalent to a 50-ohm termination pulled up to V = 0.9V) V dd K Clock FPGA QDR II SRAM V dd QDR II SRAM FPGA CQ Clock ml365_02_062804 Figure 4-6: Clock Signal Terminations ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 42: Typical, Slow, And Fast Cases For Clock Signals

    Figure 4-7: Clock K Signal from the FPGA to the QDR II SRAM, Component U11 Figure 4-8 shows the simulation waveforms for the Clock K Signal from the FPGA to the QDR II SRAM, Component U11. www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 43: Figure 4-8: Clock Cq Signal From The Fpga To The Qdr Ii Sram Component U11

    Product Not Recommended for New Designs Clock Signal Simulations Figure 4-8: Clock CQ Signal from the FPGA to the QDR II SRAM Component U11 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 44: Address And Control Signal Simulations

    Figure 4-9: Address and Control Signal Terminations Typical Case Simulation at All Memory Components Figure 4-10 shows the typical case simulation waveforms for the QDR II SRAM, Component B, Bit 4. www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 45: Figure 4-10: Address/Control Signals For The Qdr Ii Sram, Component U11, Bit 4

    Product Not Recommended for New Designs Address and Control Signal Simulations Figure 4-10: Address/Control Signals for the QDR II SRAM, Component U11, Bit 4 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 46 Product Not Recommended for New Designs Chapter 4: Signal Integrity Recommendations and Simulations www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 47: Decoupling Guidelines

    Table 5-1 lists the decoupling capacitors for the Virtex-II Pro FPGA and the QDR II SRAM. VAUX and VDD are common to these two devices. Refer to the Xilinx application note XAPP623 for the implementation methodology. A balanced decoupling network is implemented for each bank, VCCINT, VAUX, and VREF.
  • Page 48: Providing Additional Ground Pins

    Unused and No Connect pinscan be connected to ground to improve the thermal dissipation through the metal planes in the Printed Circuit Board. Since DCI can be used in the FPGA, the heat resulting from its use can be significant. www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778...
  • Page 49: Board Stackup Guidelines

    Plane +1.8V & +3.3V Pwr 4 Carve out two power planes on this layer Plane Gnd 4 / Sig 6 Ground plane, some memory traces ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 50: Figure 5-1: Picture Of The Top Layer Of The Ml365 Revision 1.0B Board

    Product Not Recommended for New Designs Chapter 5: Board Layout Guidelines Figure 5-1: Picture of the Top Layer of the ML365 Revision 1.0b Board www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 51: Figure 5-2: Picture Of The Bottom Layer Of The Ml365 Revision 1.0B Board

    Product Not Recommended for New Designs Board Stackup Guidelines Figure 5-2: Picture of the Bottom Layer of the ML365 Revision 1.0b Board ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 52 Product Not Recommended for New Designs Chapter 5: Board Layout Guidelines www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 53: Appendix 1: Related Documentation

    Product Not Recommended for New Designs Appendix 1 Related Documentation This appendix provides references to documents and web pages for components on the ML365 board. • Xilinx, Inc. ♦ Virtex-II Pro X™ Platform FPGAs http://www.xilinx.com/bvdocs/publications/ds083.pdf ♦ System ACE CompactFlash Solution http://direct.xilinx.com/bvdocs/publications/ds080.pdf...
  • Page 54 Product Not Recommended for New Designs Appendix 1: Related Documentation www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 55: Appendix 2: Fpga Pinout

    4323.64 X11Y111 IO_L37N_0 QDR_DREAD_C11 4727.82 X11Y111 IO_L37P_0 QDR_DREAD_C12 5923 X11Y111 IO_L38N_0 QDR_DREAD_C13 15218.77 X11Y111 IO_L38P_0 QDR_DREAD_C14 15469.57 X13Y111 IO_L39N_0 QDR_DREAD_C15 5505.04 X13Y111 IO_L39P_0 QDR_DREAD_C16 4965.14 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 56 9549.27 X35Y111 IO_L68P_0 10957.97 X37Y111 IO_L69N_0 2444 X37Y111 IO_L69P_0/VREF_0 Vref(0.9V) 3320.11 X43Y111 IO_L73N_0 5890.16 X43Y111 IO_L73P_0 7223.69 X45Y111 IO_L74N_0/GCLK7P QDR_CQ_C 8692.96 X45Y111 IO_L74P_0/GCLK6S QDR_CQ_n_C 9819.09 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 57 4150.17 X67Y111 IO_L48P_1 QDR_DWRITE_C17 3084.88 X69Y111 IO_L47N_1 QDR_DWRITE_C18 13513.12 X69Y111 IO_L47P_1 QDR_DWRITE_C19 12295.94 X69Y111 IO_L46N_1 QDR_DWRITE_C20 11050.72 X69Y111 IO_L46P_1 QDR_DWRITE_C21 9988.1 X71Y111 IO_L45N_1/VREF_1 Vref(0.9V) 7704.24 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 58 7113.13 X91Y110 IO_L01P_2/VRN_2 R118/C375 4624.16 X90Y111 IO_L02N_2 QDR_SA_C0 3390.64 X90Y110 IO_L02P_2 QDR_SA_C1 5566.52 X90Y109 IO_L03N_2 QDR_SA_C2 6738.57 X90Y108 IO_L03P_2 QDR_SA_C3 14050.12 X91Y107 IO_L04N_2/VREF_2 Vref(0.9V) 15547.77 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 59 9001.57 X90Y88 IO_L42P_2 QDR_DREAD_B3 10259.17 X91Y87 IO_L43N_2 QDR_DREAD_B4 8536.05 X91Y86 IO_L43P_2 QDR_DREAD_B5 9772.91 X90Y87 IO_L44N_2 QDR_DREAD_B6 2638.82 X90Y86 IO_L44P_2 QDR_DREAD_B7 3823 X90Y85 IO_L45N_2 QDR_DREAD_B8 6306.01 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 60 10173.21 X90Y67 IO_L59N_2 4753.73 X90Y66 IO_L59P_2 5872.43 X90Y65 IO_L60N_2 6031.43 X90Y64 IO_L60P_2 7055.3 X91Y63 IO_L85N_2 QDR_DREAD_B26 7724.5 X91Y62 IO_L85P_2 QDR_DREAD_B27 9056.44 X90Y63 IO_L86N_2 QDR_DREAD_B28 2340.31 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 61 5936.59 X91Y43 IO_L57N_3/VREF_3 Vref(0.9V) 8909.69 X91Y42 IO_L57P_3 QDR_DWRITE_B17 8145.63 X91Y41 IO_L56N_3 QDR_DWRITE_B18 5773.96 X91Y40 IO_L56P_3 QDR_DWRITE_B19 4826.38 X90Y41 IO_L55N_3 QDR_DWRITE_B20 5961.45 X90Y40 IO_L55P_3 QDR_DWRITE_B21 5219.05 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 62 X90Y21 IO_L40N_3 QDR_SA_B11 6521.49 X90Y20 IO_L40P_3 QDR_SA_B12 5779.09 X91Y19 IO_L39N_3/VREF_3 Vref(0.9V) 9751.53 X91Y18 IO_L39P_3 QDR_SA_B13 9046.71 X91Y17 IO_L38N_3 QDR_SA_B14 3854.3 X91Y16 AB10 IO_L38P_3 QDR_SA_B15 2906.72 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 63 13235.56 X90Y0 IO_L01P_4/INIT_B INIT_B 12205.78 X90Y0 IO_L02N_4/D0 FPGA_DO 6285.75 X90Y0 IO_L02P_4/D1 FPGA_D1 7853.38 X88Y0 IO_L03N_4/D2 FPGA_D2 11359.7 X88Y0 IO_L03P_4/D3 FPGA_D3 11413.02 X86Y0 AF10 IO_l05_4/No_Pair 5273.75 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 64 8953.05 X62Y0 AK14 IO_L53_4/No_Pair 9556.17 X62Y0 AM14 IO_L54N_4 BANK4_LA5 12003.32 X62Y0 AM13 IO_L54P_4 BANK4_LA6 12348.43 X60Y0 AF16 IO_L55N_4 BANK4_LA7 3887.4 X60Y0 AG16 IO_L55P_4 BANK4_LA8 4909.89 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 65 SYSACE_MPWE# X34Y0 AD18 IO_L67P_5 SYSACE_MPBRDY X32Y0 AL20 IO_L57N_5/VREF_5 SYSACE_CLK X32Y0 AL21 IO_L57P_5 SYSACE_MPA6 X30Y0 AJ20 IO_L56N_5 SYSACE_MPA5 X30Y0 AH20 IO_L56P_5 SYSACE_MPA4 X30Y0 AG19 IO_L55N_5 SYSACE_MPA3 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 66 7652.81 X6Y0 AF24 IO_L07N_5/VREF_5 LCD_DB4 4532.67 X6Y0 AE24 IO_L07P_5 LCD_DB3 3596.07 X4Y0 AM28 IO_L06N_5/VRP_5 LCD_DB2 13858.11 X4Y0 AL28 IO_L06P_5/VRN_5 LCD_DB1 12527.75 X4Y0 AF25 IO_L05_5/No_Pair LCD_DB0 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 67 X1Y14 AF33 IO_L36P_6 QDR_DWRITE_A34 11948.48 X1Y15 AE33 IO_L36N_6 QDR_DWRITE_A33 11537.91 X0Y16 AD29 IO_L37P_6 QDR_DWRITE_A32 8070.54 X0Y17 AD30 IO_L37N_6 QDR_DWRITE_A31 8126.55 X1Y16 AB25 IO_L38P_6 QDR_DWRITE_A30 2906.72 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 68 AA32 IO_L52N_6 QDR_DWRITE_A4 9502.86 X1Y36 IO_L53P_6 QDR_DWRITE_A3 2590.48 X1Y37 IO_L53N_6 QDR_DWRITE_A2 3619.48 X1Y38 AB33 IO_L54P_6 QDR_DWRITE_A1 11488.21 X1Y39 AA33 IO_L54N_6 QDR_DWRITE_A0 10317.88 X0Y40 IO_L55P_6 5219.05 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 69 QDR_DREAD_A1 4393.22 X1Y58 IO_L88P_7 10394.2 X1Y59 IO_L88N_7/VREF_7 Vref(0.9V) 9665.64 X0Y60 IO_L87P_7 QDR_DREAD_A2 6851.4 X0Y61 IO_L87N_7 QDR_DREAD_A3 5801.93 X0Y62 IO_L86P_7 QDR_DREAD_A4 3459.01 X0Y63 IO_L86N_7 QDR_DREAD_A5 2340.31 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 70 X0Y81 IO_L48N_7 QDR_DREAD_A23 8437.77 X0Y82 IO_L47P_7 QDR_DREAD_A24 5954.75 X0Y83 IO_L47N_7 QDR_DREAD_A25 4770.58 X1Y82 IO_L46P_7 11804.99 X1Y83 IO_L46N_7/VREF_7 Vref(0.9V) 11667.8 X0Y84 IO_L45P_7 7563.61 X0Y85 IO_L45N_7 6306.01 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 71 X1Y102 IO_L31P_7 13451.41 X1Y103 IO_L31N_7 12137.04 X0Y104 IO_L06P_7 11858.77 X0Y105 IO_L06N_7 10666.81 X0Y106 IO_L05P_7 7292.33 X0Y107 IO_L05N_7 6469.14 X1Y106 IO_L04P_7 15132.61 X1Y107 IO_L04N_7/VREF_7 Vref(0.9V) 13663.12 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 72 JTAG_TMS JTAG_TCK FPGA_TDO CCLK FPGA_CCLK PWRDWN_B PWRDWN AE10 DONE FPGA_DONE AE25 AF26 AE26 FPGA_TDI TXNPAD4 TXPPAD4 RXPPAD4 RXNPAD4 TXNPAD6 TXPPAD6 RXPPAD6 RXNPAD6 TXNPAD7 TXPPAD7 RXPPAD7 www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 73 TXNPAD16 AP14 RXNPAD18 AP15 RXPPAD18 AP16 TXPPAD18 AP17 TXNPAD18 AP18 RXNPAD19 AP19 RXPPAD19 AP20 TXPPAD19 AP21 TXNPAD19 AP26 RXNPAD21 AP27 RXPPAD21 AP28 TXPPAD21 AP29 TXNPAD21 ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 74 Product Not Recommended for New Designs Appendix 2: FPGA Pinout www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 75: Appendix 3: Memory Board Schematics And Characterization Results

    This section provides schematics for the ML365 Virtex II QDR SRAM Memory Demonstration Board, as well as characterization results. Schematics The pages that follow show the schematics for the ML365 Memory board: ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 76 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 77 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 78 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 79 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 80 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 81 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 82 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 83 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 84 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 85 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 86 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 87 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 88 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 89 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 90 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 91 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 92 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 93 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 94 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 95 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 96 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 97 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 98 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 99 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 100 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 101 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 102 Product Not Recommended for New Designs Appendix 3: Memory Board Schematics and Characterization Results www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...
  • Page 103 Product Not Recommended for New Designs Schematics ML365 Virtex-II Pro QDR II SRAM Mem. Board www.xilinx.com UG066 (v1.0) June 29, 2004 1-800-255-7778...
  • Page 104: Characterization Results

    (1.800V), it appears that 0.900V was, in almost all cases, the optimal setting; variations of 1.8V required significant adjustments of V to obtain the best performance (+5% tests can require a +10% increase of V www.xilinx.com ML365 Virtex-II Pro QDR II SRAM Mem. Board 1-800-255-7778 UG066 (v1.0) June 29, 2004...

Table of Contents