Sony HCD-DP1000D Service Manual page 60

Mini hi fi component system
Hide thumbs Also See for HCD-DP1000D:
Table of Contents

Advertisement

HCD-DP1000D
QQ
3 7 63 1515 0
Pin No.
Pin Name
58
MOD0
59
EXLOCK
60
VDDI
61
VSS
62, 63
A17, A16
64 to 66
A15 - A13
67
GP10
68
GP9 (DECODE)
69
GP8 (AUDIO)
70
VDDI
71
VSS
72 to 75
D15 - D12
76
VDDE
77 to 80
D11 - D8
81
VSS
82 to 85
A9 - A12
86
TDO
87
TMS
88
XTRST
89
TCK
90
TDI
91
VSS
92 to 97
A8 - A3
98, 99
D7, D6
TE
L 13942296513
100
VDDI
101
VSS
102 to 105
D5 - D2
106
VDDE
107, 108
D1, D0
109, 110
A2, A1
111
VSS
112
A0
113
PM
114, 115
SDI3, SDI4
116
SYNC
117 to 119
VSS
120
VDDI
www
.
60
http://www.xiaoyu163.com
I/O
I
Operation mode signal input (Not used)
I
Lock signal input
I
Power supply
Ground
O
External memory address output (SRAM) (Not used)
O
External memory address output (SRAM)
I/O
LRCK0
O
DECODE
I
AUDIO
I
Power supply
Ground
I/O
External memory data input /output (general port)
I
Power supply
I/O
External memory data input /output (general port)
Ground
O
External memory address output (SRAM)
O
Simple emulation data output (Not used)
I
Simple emulation data input start, end terminal (Not used)
I
Simple emulation async BREAK signal input terminal (Not used)
I
Simple emulation clock signal input (Not used)
I
Simple emulation data input (Not used)
Ground
O
External memory address output (SRAM)
I/O
External memory data input/output (SRAM)
I
Power supply
Ground
I/O
External memory data input/output (SRAM)
I
Power supply
I/O
External memory data input/output (SRAM)
O
External memory address output (SRAM)
Ground
O
External memory address output (SRAM)
I
PLL initialization input terminal
I
Audio IF data input (Not used)
I
Sync/async selection input (L : sync, H : async)
Ground
I
Power supply
x
ao
u163
y
i
http://www.xiaoyu163.com
2 9
8
Description
Q Q
3
6 7
1 3
1 5
co
.
9 4
2 8
0 5
8
2 9
9 4
2 8
m
9 9
9 9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents