Sony DSLR-A500 Service Manual page 24

Digital single lens reflex camera
Hide thumbs Also See for DSLR-A500:
Table of Contents

Advertisement

1
2
3
A
D_1.8V_1
D_1.2V_1
R1005
XX
IC1005
PF48F3000M0Y0QE-002
B
128M FLASH
C1007
0.1u
CL1013
P-VCC
OR_EMC_A[00]
K5
G1
A0
OR_EMC_A[01]
F1-VCC
B5
F1
A1
OR_EMC_A[02]
F1-VCC
L4
E1
A2
C1009
F2-VCC
OR_EMC_A[03]
B6
D1
0.1u
A3
F2-VCC
OR_EMC_A[04]
K6
B1
A4
OR_EMC_A[05]
F-VPP
D4
C1
A5
S-VCC
OR_EMC_A[06]
K4
F2
A6
OR_EMC_A[07]
E2
A7
OR_EMC_A[08]
VCCQ
J8
F6
A8
OR_EMC_A[09]
VCCQ
K7
D7
A9
VCCQ
OR_EMC_A[10]
L3
E7
A10
C
OR_EMC_A[11]
B8
A11
OR_EMC_A[12]
VSS
B4
C8
A12
VSS
OR_EMC_A[13]
C4
D8
A13
VSS
OR_EMC_A[14]
L1
F7
A14
OR_EMC_A[15]
VSS
L2
E8
A15
VSS
OR_EMC_A[16]
L5
F8
A16
VSS
OR_EMC_A[17]
L6
D2
A17
OR_EMC_A[18]
VSS
L7
B2
A18
OR_EMC_A[19]
VSS
L8
B3
A19
OR_EMC_A[20]
E6
A20
OR_EMC_A[21]
DU
A1
B7
A21
OR_EMC_A[22]
DU
A2
C7
A22
D
DU
OR_EMC_A[23]
A7
C3
A23
DU
OR_EMC_A[24]
A8
D3
A24
DU
M1
E3
A25
DU
M2
CL1014
DU
OR_EMC_D[00]
M7
H2
DQ0
OR_EMC_D[01]
DU
M8
H3
DQ1
OR_EMC_D[02]
G3
DQ2
OR_EMC_D[03]
H4
DQ3
OR_EMC_D[04]
J5
DQ4
OR_EMC_D[05]
G5
DQ5
OR_EMC_D[06]
J6
DQ6
OR_EMC_D[07]
H7
DQ7
OR_EMC_D[08]
G2
E
DQ8
OR_EMC_D[09]
J3
DQ9
OR_EMC_D[10]
G4
DQ10
OR_EMC_D[11]
J4
DQ11
OR_EMC_D[12]
H5
DQ12
OR_EMC_D[13]
G6
DQ13
OR_EMC_D[14]
H6
DQ14
OR_EMC_D[15]
J7
DQ15
CL1015
E5
ADV
R1002
10k
E4
F-WP
CL1016
F
K1
F1-CE
G8
F2-CE
K3
F3-CE
CL1020
J2
F1-OE
H8
F2-OE
H1
R-OE
CL1021
F5
F-WE
D5
R-WE
F4
F-RST
G
CL1017
C6
CLK
CL1018
G7
WAIT
K8
P-MODE/P-CRE
J1
S-CS1
C5
S-CS2
F3
R-UB
C2
R-LB
H
D6
P1-CS
K2
P2-CS
R1001
XX
IC1002 (4/4)
CXD9974GG
DEF
C1001 0.1u
L1001
CL1019
4.7uH
C1002 0.01u
TH_XCS
XOR_EMC_CS2
AA1
K16
PLL_VD0
TH_XWE
XOR_EMC_WE
AA2
J16
PLL_VS0
XOR_EMC_OE
C1003 0.1u
TH_XOE
L1002
H16
4.7uH
C1004 0.01u
A6
PLL_VD1
TH_ADR_0
OR_EMC_A[00]
B6
D14
PLL_VS1
OR_EMC_A[01]
C1005 0.1u
TH_ADR_1
L1003
J19
OR_EMC_A[02]
I
4.7uH
C1006 0.01u
TH_ADR_2
Y1
D9
PLL_VD2
TH_ADR_3
OR_EMC_A[03]
Y2
E9
PLL_VS2
TH_ADR_4
OR_EMC_A[04]
E15
OR_EMC_A[05]
TH_ADR_5
H20
TH_ADR_6
OR_EMC_A[06]
E17
TH_ADR_7
OR_EMC_A[07]
D16
OR_EMC_A[08]
TH_ADR_8
E10
OR_EMC_A[09]
TH_ADR_9
D18
TH_ADR_10
OR_EMC_A[10]
G19
OR_EMC_A[11]
TH_ADR_11
D10
OR_EMC_A[12]
TH_ADR_12
D17
TH_ADR_13
OR_EMC_A[13]
E14
TH_ADR_14
OR_EMC_A[14]
D15
J
OR_EMC_A[15]
TH_ADR_15
H19
TH_ADR_16
OR_EMC_A[16]
E16
TH_ADR_17
OR_EMC_A[17]
F19
OR_EMC_A[18]
TH_ADR_18
E19
OR_EMC_A[19]
TH_ADR_19
E18
TH_ADR_20
OR_EMC_A[20]
D19
OR_EMC_D[00]
TH_DAT_0
D22
TH_DAT_1
OR_EMC_D[01]
B20
TH_DAT_2
OR_EMC_D[02]
F23
OR_EMC_D[03]
TH_DAT_3
A20
TH_DAT_4
OR_EMC_D[04]
E20
TH_DAT_5
OR_EMC_D[05]
K
E23
OR_EMC_D[06]
TH_DAT_6
A21
OR_EMC_D[07]
TH_DAT_7
F20
TH_DAT_8
OR_EMC_D[08]
D23
OR_EMC_D[09]
TH_DAT_9
G20
OR_EMC_D[10]
TH_DAT_10
C23
TH_DAT_11
OR_EMC_D[11]
F22
TH_DAT_12
OR_EMC_D[12]
C22
OR_EMC_D[13]
TH_DAT_13
B21
TH_DAT_14
OR_EMC_D[14]
E22
TH_DAT_15
OR_EMC_D[15]
D20
L
REG_GND
05
DSLR-A500/A550_L3
4
5
6
7
C1010
0.1u
C1011
0.1u
OR_EMC_A[24]
OR_EMC_A[23]
OR_EMC_A[22]
OR_EMC_A[21]
OR_EMC_A[20]
OR_EMC_A[19]
OR_EMC_A[18]
OR_EMC_A[17]
OR_EMC_A[16]
OR_EMC_A[15]
OR_EMC_A[14]
OR_EMC_A[13]
OR_EMC_A[12]
OR_EMC_A[11]
OR_EMC_A[10]
OR_EMC_A[09]
OR_EMC_A[08]
OR_EMC_A[07]
OR_EMC_A[06]
OR_EMC_A[05]
OR_EMC_A[04]
OR_EMC_A[03]
OR_EMC_A[02]
OR_EMC_A[01]
OR_EMC_A[00]
OR_EMC_D[15]
OR_EMC_D[14]
OR_EMC_D[13]
OR_EMC_D[12]
OR_EMC_D[11]
XOR_EMC_RAS
OR_EMC_D[10]
OR_EMC_D[09]
OR_EMC_D[08]
OR_EMC_D[07]
XOR_EMC_CS_0
OR_EMC_D[06]
OR_EMC_D[05]
OR_EMC_D[04]
OR_EMC_D[03]
XOR_EMC_OE
OR_EMC_D[02]
OR_EMC_D[01]
OR_EMC_D[00]
XOR_EMC_WE
XOR_EMC_OE
XOR_EMC_WE
XOR_EMC_CS2
XOR_EMC_RESET
XOR_EMC_CS_0
OR_EMC_CLK
OR_EMC_RDY0
XOR_EMC_RAS
OR_EMC_CLK
OR_EMC_RDY0
XOR_EMC_RESET
8
9
10
R1006
XX
IC1001 (1/6)
CXD4115GG-T6
IMAGE PROCESSOR
VDDE_DDR
AC26
H22
VDDE_EMC
VDDE_DDR
C1012
AC27 VDDE_EMC
H10
0.1u
VDDE_DDR
AD22 VDDE_EMC
F23
VDDE_DDR
C1013
AE30 VDDE_EMC
F9
0.1u
VDDE_DDR
AE31
E23
VDDE_EMC
VDDE_DDR
C1014
AK24 VDDE_EMC
E9
0.1u
VDDE_DDR
AL24
C23
VDDE_EMC
VDDE_DDR
AF26 VSS
C9
VDDE_DDR
R17
B23
VSS
VDDE_DDR
T17
B15
VSS
VDDE_DDR
AK30 VSS
B9
VDDE_DDR
U16
A23
VSS
VDDE_DDR
V16
A15
VSS
VDDE_DDR
W16 VSS
A9
VSS
C3
VSS
M13
VSS
AJ27
M14
EMC_ADR__24
VSS
Y23
C16
EMC_ADR__23
VSS
AE26
N16
EMC_ADR__22
VSS
AK29
A25
EMC_ADR__21
VSS
Y24
N17
EMC_ADR__20
VSS
AB26 EMC_ADR__19
B25
VSS
AB24
H9
EMC_ADR__18
VSS
AA23
J10
EMC_ADR__17
VSS
AJ28
H16
EMC_ADR__16
VSS
AD27 EMC_ADR__15
E25
VSS
AB23 EMC_ADR__14
P16
VSS
AE27 EMC_ADR__13
H21
AA26
EMC_ADR__12
AE29
EMC_ADR__11
DDR_ADR__13
OR_DDR2_A[13]
AC22
F17
EMC_ADR__10
OR_DDR2_A[12]
DDR_ADR__12
AA24
B14
EMC_ADR__9
DDR_ADR__11
OR_DDR2_A[11]
AF29 EMC_ADR__8
C14
DDR_ADR__10
OR_DDR2_A[10]
Y26
E18
EMC_ADR__7
OR_DDR2_A[09]
DDR_ADR__9
AD26
C13
EMC_ADR__6
DDR_ADR__8
OR_DDR2_A[08]
AG29
F15
EMC_ADR__5
DDR_ADR__7
OR_DDR2_A[07]
AL29
E15
EMC_ADR__4
OR_DDR2_A[06]
DDR_ADR__6
AH30
E14
EMC_ADR__3
OR_DDR2_A[05]
DDR_ADR__5
AJ31
A13
EMC_ADR__2
DDR_ADR__4
OR_DDR2_A[04]
AK28
H15
EMC_ADR__1
OR_DDR2_A[03]
DDR_ADR__3
AL28
F18
EMC_ADR__0
OR_DDR2_A[02]
DDR_ADR__2
C18
DDR_ADR__1
OR_DDR2_A[01]
AK26
F16
EMC_DAT__15
DDR_ADR__0
OR_DDR2_A[00]
AJ24
E17
EMC_DAT__14
AJ26
EMC_DAT__13
OR_DDR2_BA2
DDR_BA__2
AJ25
B19
EMC_DAT__12
DDR_BA__1
OR_DDR2_BA1
AG22
A19
EMC_DAT__11
OR_DDR2_BA0
DDR_BA__0
AF24
E16
EMC_DAT__10
XOR_DDR2_WE
DDR_XWE
AG24
A14
EMC_DAT__9
DDR_XRAS
XOR_DDR2_RAS
AL25
B13
EMC_DAT__8
DDR_XCAS
XOR_DDR2_CAS
AK25
H17
EMC_DAT__7
AF25
EMC_DAT__6
DDR_XCS__1
AJ23
F14
EMC_DAT__5
DDR_CKE1
AF23
C12
EMC_DAT__4
XOR_DDR2_CS
DDR_XCS__0
AG25
C19
EMC_DAT__3
OR_DDR2_CKE
DDR_CKE0
AF22
C15
EMC_DAT__2
AG23
EMC_DAT__1
OR_DDR2_CLK1
DDR_CLK1
AL26
A16
EMC_DAT__0
XOR_DDR2_CLK1
DDR_CLKN1
B16
DDR_CLK0
OR_DDR2_CLK0
AL27
A17
EMC_XOE
DDR_CLKN0
XOR_DDR2_CLK0
AG30
B17
EMC_XWE
AF30
EMC_XCS__2
DDR_DQS__3
OR_DDR2_DQS3
V23
A10
EMC_XCS__1
DDR_DQM__3
OR_DDR2_DQM3
AK27
B12
EMC_XCS__0
OR_DDR2_D[31]
DDR_DAT__31
V26
H13
EMC_DQM__1
OR_DDR2_D[30]
DDR_DAT__30
V27
E11
EMC_DQM__0
DDR_DAT__29
OR_DDR2_D[29]
W26
H12
EMC_XRAS
OR_DDR2_D[28]
DDR_DAT__28
U26
F11
EMC_XCAS
OR_DDR2_D[27]
DDR_DAT__27
W27
F10
EMC_CKE
DDR_DAT__26
OR_DDR2_D[26]
F12
DDR_DAT__25
OR_DDR2_D[25]
W23
E10
EMC_CLK_OUT_SDRAM
OR_DDR2_D[24]
DDR_DAT__24
W24
H11
EMC_CLK_IN_SDRAM
AG31
EMC_CLK_OUT_FLASH
DDR_DQS__2
OR_DDR2_DQS2
AF31
A11
EMC_CLK_IN_FLASH
OR_DDR2_DQM2
DDR_DQM__2
A12
OR_DDR2_D[23]
DDR_DAT__23
AC24
C10
EMC_RDY0
DDR_DAT__22
OR_DDR2_D[22]
H14
OR_DDR2_D[21]
DDR_DAT__21
AH31
B10
EMC_XRST
OR_DDR2_D[20]
DDR_DAT__20
V24
E13
EMC_XINT
DDR_DAT__19
OR_DDR2_D[19]
F13
DDR_DAT__18
OR_DDR2_D[18]
B11
OR_DDR2_D[17]
DDR_DAT__17
Y30
E12
VDD_POP_EMC
DDR_DAT__16
OR_DDR2_D[16]
Y31
C11
VDD_POP_EMC
AK15
VDD_POP_EMC
OR_DDR2_DQS1
DDR_DQS__1
AL15
A20
VDD_POP_EMC
OR_DDR2_DQM1
DDR_DQM__1
AJ9
B22
VSS
DDR_DAT__15
OR_DDR2_D[15]
AJ13
C22
VSS
OR_DDR2_D[14]
DDR_DAT__14
AD24
H20
VSS
OR_DDR2_D[13]
DDR_DAT__13
U17
F20
VSS
DDR_DAT__12
OR_DDR2_D[12]
H19
DDR_DAT__11
OR_DDR2_D[11]
E22
OR_DDR2_D[10]
DDR_DAT__10
F21
DDR_DAT__9
OR_DDR2_D[09]
F22
DDR_DAT__8
OR_DDR2_D[08]
E21
OR_DDR2_DQS0
DDR_DQS__0
A21
DDR_DQM__0
OR_DDR2_DQM0
A22
OR_DDR2_D[07]
DDR_DAT__7
E20
OR_DDR2_D[06]
DDR_DAT__6
C21
DDR_DAT__5
OR_DDR2_D[05]
H18
DDR_DAT__4
OR_DDR2_D[04]
B21
OR_DDR2_D[03]
DDR_DAT__3
B20
DDR_DAT__2
OR_DDR2_D[02]
E19
DDR_DAT__1
OR_DDR2_D[01]
C20
OR_DDR2_D[00]
DDR_DAT__0
F19
VDD_POP_DDR
A18
VDD_POP_DDR
B18
VDD_POP_DDR
F30
VDD_POP_DDR
F31
VDD_POP_DDR
L1
VDD_POP_DDR
L2
VSS
C17
VSS
N13
VSS
V1
VSS
N14
VSS
F29
VSS
Y15
6-10
11
12
13
14
K9
L8
K3
L7
K7
L1
L3
OR_DDR2_D[16]
DQ0
OR_DDR2_D[17]
DQ1
OR_DDR2_D[18]
DQ2
OR_DDR2_D[19]
DQ3
OR_DDR2_D[20]
DQ4
OR_DDR2_D[21]
CL1004
DQ5
OR_DDR2_D[22]
DQ6
OR_DDR2_D[23]
DQ7
OR_DDR2_D[24]
DQ8
OR_DDR2_D[25]
DQ9
OR_DDR2_D[26]
EDE5116AJBG-6E-E (512M)
DQ10
EDE1116AEBG-8E-F-TR (1G)
OR_DDR2_D[27]
DQ11
OR_DDR2_D[28]
DQ12
OR_DDR2_D[29]
DQ13
OR_DDR2_D[30]
DQ14
OR_DDR2_D[31]
DQ15
OR_DDR2_DQS3
UDQS
UDQS
OR_DDR2_DQS2
CL1005
LDQS
CL1006
LDQS
OR_DDR2_CKE
CKE
J8 K8 B3 F3 J2 E9 G1 G3 G7 G9 A9 C1 C3 C7 C9 E7 F2 F8 H2 H8 A7
CL1007
C1027
XX
K9
L8
K3
L7
K7
L1
L3
OR_DDR2_D[00]
DQ0
OR_DDR2_D[01]
DQ1
OR_DDR2_D[02]
DQ2
OR_DDR2_D[03]
DQ3
OR_DDR2_D[04]
CL1001
DQ4
OR_DDR2_D[05]
DQ5
OR_DDR2_D[06]
DQ6
OR_DDR2_D[07]
DQ7
OR_DDR2_D[08]
DQ8
OR_DDR2_D[09]
DQ9
OR_DDR2_D[10]
DQ10
EDE5116AJBG-6E-E (512M)
EDE1116AEBG-8E-F-TR (1G)
OR_DDR2_D[11]
DQ11
OR_DDR2_D[12]
DQ12
OR_DDR2_D[13]
DQ13
OR_DDR2_D[14]
DQ14
OR_DDR2_D[15]
DQ15
OR_DDR2_DQS1
UDQS
UDQS
OR_DDR2_DQS0
CL1002
LDQS
CL1003
LDQS
OR_DDR2_CKE
CKE
J8 K8 B3 F3 J2 E9 G1 G3 G7 G9 A9 C1 C3 C7 C9 E7 F2 F8 H2 H8 A7
CL1008
15
16
A
B
L2
R2
P7
M2
P3
P8
P2
N7
N3
N8
N2
M7
M3
M8
OR_DDR2_A[13]
A13/NC
NC
NC
NC
NC
VSS
VSS
C
VSS
VSS
VSS
IC1003
: A500
VSSDL
: A550
SDRAM
VDD
VDD
VDD
VDD
VDD
VDDL
VSSQ
VSSQ
VSSQ
D
VSSQ
1
2
FL1002
3
4
E
F
G
L2
R2
P7
M2
P3
P8
P2
N7
N3
N8
N2
M7
M3
M8
A13/NC
OR_DDR2_A[13]
NC
NC
NC
NC
VSS
VSS
H
VSS
VSS
VSS
IC1004
: A500
VSSDL
: A550
VDD
SDRAM
VDD
VDD
VDD
VDD
VDDL
VSSQ
VSSQ
VSSQ
I
VSSQ
1
2
FL1003
3
4
J
K
AM-019 BOARD (4/12)
L
DEF, IMAGE PROCESSOR, FLASH, SDRAM
XX MARK:NO MOUNT
AM-019 (4/21)

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dslr-a550

Table of Contents