Yamaha GX-505 Service Manual page 31

Hide thumbs Also See for GX-505:
Table of Contents

Advertisement

IC5 : MN35511AL [CD/VCD P.C.B.]
Signal Processor & Controller
Pin No.
Name
I/O
33
TE
I
Tracking error signal input (analog input)
34
RFENV
I
RF envelope signal input (analog input)
35
VDET
I
Oscillation detect signal input (H : DETECT)
36
OFT
I
Off track signal input (H : OFF TRACK)
37
TRCRS
I
Track cross signal input (analog input)
38
RFDET
I
RF detect signal input (L : DETECT)
39
BDO
I
Drop out signal input (H : DROP OUT)
40
LDON
O
Laser ON signal output (H : ON)
41
TOFS
O
Tracking offset adjustment output
42
PLAY/TRVSTOP
O
Switched by command. PLAY (Play signal output) when command is defaulted.
43
WVEL
O
Double speed status signal output (H : double speed)
44
ARF
I
RF signal input
45
IREF
I
Reference current input terminal
46
DRF
I
Bias terminal for DSL
47
DSLF
I/O
Loop filter terminal for DSL
48
PLLF
I/O
Loop filter terminal for PLL
49
VCOF
I/O
Loop filter terminal for VCO
50
AVDD2
I
Power supply for analog circuit (for AD of DSL, PLL, DA output blocks)
51
AVSS2
I
GND for analog circuit (for AD of DSL, PLL, DA output blocks)
52
EFM
O
EFM signal output
53
PCK/
O
With command defaulted : PLL extract clock output PCK when IOSEL=H, frame re-synchronous signal RESY when IOSEL=L
RESY
These settings can be reversed by command (RESY when IOSEL=H).
54
FLAG
O
Flag signal output
55
CRC
O
Sub-code CRC check result output (H : OK, L : NG)
56
XSEL
I
L : Normal mode
H : • For internal master clock, VCO2 output clock for jitter adsorbing PLL is used instead of Xtal
57
VSS
I
GND for oscillation circuit
58
X1
I
Crystal oscillation circuit input terminal
59
X2
O
Crystal oscillation circuit output terminal
60
VDD
I
Power supply for oscillation circuit
61
VCOF2
O
PLL loop filter terminal for jitter adsorption
62
AVSS1
O
GND for audio DAC
63
OUT1C
O
PEM output terminal 1C
64
OUT1D
O
PEM output terminal 1D
65
OUT2D
O
PEM output terminal 2D
66
OUT2C
O
PEM output terminal 2C
67
AVDD1
I
Power supply terminal for audio DAC
68
DEMPO
O
Deemphasis detect signal output
69
CK384
O
384fs clock output (At the CK384 pin, output does not stop while /RST=L.)
Xtal system when command is defaulted. Signal processing system when command is switched
70
IOSEL
I
Mode selecting terminal (GX-505 : +5, GX-505VCD : GND)
71
TEST
I
Test mode setting terminal (Normal : H)
72
SBCK2
I
Sub-code data read clock input
73
SUBC
O
Sub-code serial output (SBCK effective) when command is defaulted.
PACK data usable (SBCK2 effective) when command is switched
74
SBCK
I
Clock input for sub-code serial output (with pull-up resistor) (GX-505 : NC)
75
CLDCK
O
Sub-code frame clock signal output when command is defaulted (fCLDCK=7.35kHz)
PACK synchronous signal when command is switched
76
IPFLAG
O
Interpolation flag signal output (H : INTERPOLATION) (GX-505 : NC)
77
DEMPI
I
When IOSEL=H, L : NORMAL H : TEST2
/TEST2
Emphasis control in accordance with DEMP0
When IOSEL=L, external DEMP1 input terminal
For emphasis control, DEMP0, OR of DEMP1, DEMP1, forced OFF or forced ON is selected by command.
When command is defaulted, DEMP0 and OR of DEMP1
78
SDATI
I
SRDATA input (effective only when IOSEL=L)
79
LRCKI
I
LRCK input (effective only when IOSEL=L) H : Lch data, L : Rch data
80
BCKI
I
BCK input (effective only when IOSEL=L)
oscillation output (X2).
• VCO2 is always fixed to oscillation mode regardless of VCO2 oscillation stop command or
resetting (/RST=L) and Xtal oscillation is stopped.
Function
GX-505/GX-505VCD
(NC)
(NC)
(NC)
(NC)
(+5)
(GND)
(NC)
(NC)
(NC)
(NC)
(GND)
(+5)
(GND)
(NC)
(NC)
(+5)
(NC)
(GND)
30

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Gx-505vcd

Table of Contents