Sony HCD-FL7D Service Manual page 96

Hide thumbs Also See for HCD-FL7D:
Table of Contents

Advertisement

HCD-FL7D
• IC Block Diagrams
– RF Board –
IC001 CXD1881AR
64 63
62 61 60 59
58
INPUT
SEL
ATT
4
INPUT
DVDRFP
1
MUX
ATT
AGC
BIAS
DVDRFN
2
2
2
INPUT
INPUT
IMPEDANCE
IMPEDANCE
SEL
SEL
+
CLAMP &
ENVELOPE
BUFFER
2
LEVEL
SIGDET
DAC
COMPARATOR
A2
3
PHASE
DETECTOR
B2
4
GCA
EQ
+
+
C2
5
PHASE
DETECTOR
D2
6
3
3
FROM
FROM
VC
S-PORT
S-PORT
CP
7
CN
8
A+D
D
D
9
+
+
C
C
10
+
GCA
B
+
B
11
B+C
A
A
12
3
CD/DVD
FROM
MUX
S-PORT
B+D
CD D
13
+
+
CD C
14
SUM
GCA
AMP
W/LPF
CD B
15
+
+
CD A
16
A+C
3
CD/DVD
FROM
S-PORT
GCA
+
GCA
3
4
FROM
FROM
S-PORT
S-PORT
VCI FOR SERVO INPUT
VC = VPB/2
APC SEL
DUAL APC
DVD/CD
LD H/L
FROM S-PORT
17
18 19 20
21 22
23
24 25
26
27
57
56
55 54
53 52
51
50
FAST ATTACK
OUTPUT
FULL WAVE
AGC CHARGE
INHIBIT
RECTIFER
PUMP
PROGRAMMABLE
FROM S-PORT
EQUALIZER
FILTER
DIFFERENTIATOR
AGCO
CONTROL
SERIAL
SIGNALS
PORT
+
TO EACH
REGISTER
BLOCK
V33 FOR
OUTPUT
3
BUFFER
LPF ATT
CE ATT
POL SEL
CEPOL
BUFFER
PI
FE
TE
CE
V25
V125
V25/3
TOPHOLD
OFFSET
GCA
GCA
+
CANSEL
TOPHOLD
4
FROM
S-PORT
OFFSET
GCA
LPF
GCA
GCA
+
CANSEL
GCA
4
5
FROM
FROM
S-PORT
S-PORT
OFFSET
TE
GCA
MUX
GCA
LPF
SUB
GCA
GCA
GCA
CANSEL
RST
6
3
CP/CN
CEFDB
FROM
FROM
LOW
S-PORT
S-PORT
IMPEDANCE
+
OFFSET
GCA
LPF
+
CANSEL
5
FOR SERVO
FROM
OUTPUT
S-PORT
HOLDEN
V25/2
SEL
BCA
TOP
DET
HOLD
COMPA-
RATOR
2
FROM
+
DAC
S-PORT
LINKEN
HYSTERESISTER
& OFFSET
FROM S-PORT
INPUT GAIN
INPUT
FROM S-PORT
AGCO
IMPEDANCE
2
MIRR
FROM S-PORT
COMPARATOR
SINK CURRENT
2
FROM S-PORT
PEAK/BOTTOM
INPUT
INTERNAL
HOLD
BUFFER
FDGHG
28 29
30
31
– MB Board –
IC203 BR9040F-D-E2
49
8
AGC
4096bit
HOLD
EEPROM ARRAY
ADDRESS
R/W
DECODER
AMP
48
SDEN
47
SDATA
ADDRESS
DATA
BUFFER
REGISTER
46
SCLK
45
V33
44
LCP
43
LCN
1
MNTR
42
MNTR
CONTROL
IC215 SN74ALVCH16841DGGR
41
CE
1OE
1
OE
40
FE
1D1
2
1D2
3
GND
4
1D3
5
39
TE
1D4
6
VCC
7
LATCH
1D5
8
1D6
9
38
PI
GND
10
1D7
11
PH
1D8
12
1D9
13
37
V25
1D10
14
36
V125
35
TPH
2D1
15
2D2
16
2D3
17
SEL
GCA
34
DFT
GND
18
2D4
19
2D5
33
LINK
20
2D6
21
LATCH
VCC
22
2D7
23
BOTTOM
2D8
24
ENVELOPE
GND
25
2
PH
2D9
26
2D10
27
MUX
32
2OE
28
OE
96
96
7
6
5
COMMAND
REGISTER
WRITE
DISABLE
POWER
HIGH VOLTAGE
SUPPLY
GENERATOR
VOLTAGE
DETECTOR
COMMAND DECODE
CONTROL CLOCK
GENERATION
2
3
4
LE
56 1LE
1Q1
55
54
1Q2
53
GND
52
1Q3
51
1Q4
50
VCC
49
1Q5
48
1Q6
47
GND
46
1Q7
1Q8
45
44
1Q9
1Q10
43
42
2Q1
41
2Q2
40
2Q3
39
GND
38
2Q4
37
2Q5
36
2Q6
35
VCC
2Q7
34
33
2Q8
32
GND
31
2Q9
30
2Q10
LE
29 2LE

Advertisement

Table of Contents
loading

Table of Contents