Chipset - Asus P5VD2 VM - SE Motherboard - Micro ATX User Manual

CPU L1 & L2 Cache [Enabled]
Configuration options: [Disabled] [Enabled]
2.4.2

Chipset

Advanced
DRAM Clock/Drive Control
Frequency/Voltage control
Top Performance
Primary Display Adapter
VGA Share Memory Size
DRAM Clock/Drive Control
Advanced
Current DRAM Frequency
DRAM Frequency
DRAM Timing Selectable
x CAS Latency Time
x Bank Interleave
x Precharge to Active(Trp)
x Active to Precharge(Tras)
x Active to CMD(Trcd)
x REF to ACT/REF(Trfc)
x ACT(0) to ACT(1) (TRRD)
DRAM Frequency [Auto]
Configuration options: [Auto] [400 MHz] [533 MHz][667MHz]
DRAM Timing Selectable [By SPD]
Configuration options: [Manual] [By SPD]
The following items are user-configurable when the "DRAM Timing Selectable"
item is set to [Manual].
CAS Latency Time [4]
Configuration options: [2] [3] [4] [5]
Bank Interleave [4 Bank]
Configuration options: [Disabled] [2 Bank] [4 Bank] [8 Bank]
Precharge to Active(Trp) [3T]
Configuration options: [2T] [3T] [4T] [5T]
ASUS P5VD2-VM/P5V-VM SE DH
Phoenix-Award BIOS CMOS Setup Utility
Chipset
[Disabled]
[PCI-E]
[64M]
Phoenix-Award BIOS CMOS Setup Utility
DRAM Clock/Drive Control
200MHz
Auto
[By SPD]
4
Disabled
4T
07T
4T
20T/21T
3T
Select Menu
Item Specific Help
Select Menu
Item Specific Help
2-21