Schematic Diagrams
Introduction to Appendix B, listing circuit diagrams for the notebook's PCB components and modules.
System Block Diagram
High-level diagram showing the interconnection of major components like CPU, memory, and I/O interfaces.
Processor 1/13
Detailed pinout and connections for Processor 1/13, related to memory (DQ, CLK, BA, A) and power.
Processor 2/13
Detailed pinout and connections for Processor 2/13, related to memory (DQ, CLK, BA, A) and power.
Processor 3/13
Detailed pinout and connections for Processor 3/13, related to display (eDP, HDMI) and I/O interfaces.
Processor 4/13
Detailed pinout and connections for Processor 4/13, related to I2C, ISH, AUDIO, and CNVI interfaces.
Processor 5/13
Detailed pinout and connections for Processor 5/13, related to PCIe, CLKREQ, XTAL, and SATA interfaces.
Processor 6/13
Detailed pinout and connections for Processor 6/13, related to PCIe, USB3, and USB2 interfaces.
Processor 7/13
Detailed pinout and connections for Processor 7/13, related to SPI, ESPI, THC, MLINK, SMBUS interfaces.
Processor 8/13
Detailed pinout and connections for Processor 8/13, related to CSI, CNV, RSVD, and M.2 interfaces.
Processor 9/13
Detailed pinout and connections for Processor 9/13, related to CPU JTAG, PCH JTAG, and MISC interfaces.
Processor 10/13
Detailed pinout and connections for Processor 10/13, related to SYSTEM POWER MANAGEMENT functions.
Processor 11/13
Detailed pinout and connections for Processor 11/13, related to CPU POWER stages (VCORE, VCCGT).
Processor 12/13
Detailed pinout and connections for Processor 12/13, related to PCH POWER stages (VCCIN, 1.8VA).
Processor 13/13
Detailed pinout and connections for Processor 13/13, showing GND pins and reserved signals.
DDR4 CH0-1
Schematic for DDR4 Channel 0, DIMM 1, showing memory pin connections and termination.
DDR4 CH0-2
Schematic for DDR4 Channel 0, DIMM 2, showing memory pin connections and termination.
DDR4 Terminations
Schematic showing termination resistors for DDR4 memory signals like CLK, DQ, and BA lines.
DDR4 Decaps
Schematic showing decoupling capacitors for DDR4 memory interfaces (VDDQ, VPP, VTT).
DDR4 SO-DIMM_1
Detailed schematic of DDR4 SO-DIMM connector 1 pinout and connections to the CPU.
HDMI
Schematic diagram for the HDMI port, including TMDS signals, DDC, CEC, and HPD.
Panel / 3.3VA
Schematic for the panel power and backlight control, including eDP connector pinout.
Retimer
Schematic for the Retimer IC, showing TBT ports, I2C, and FLASH interface connections.
Retimer
Schematic for the Retimer IC, showing power delivery (VCC3P3, VCC0P9) and control signals.
PD65993, Type-C
Schematic for the PD65993 Type-C controller, handling VBUS, CC, SBU, and USB data lines.
Audio Codec
Schematic for the ALC256-CG Audio Codec IC and its connections to the mainboard and combo jack.
RTS5227S
Schematic for the RTS5227S card reader controller, showing PCIE, SD, and card detect interfaces.
WLAN/BT
Schematic for the CNVI WLAN/BT module, showing PCIE, I2C, UART, RF, and power interfaces.
KBC ITE IT5570
Schematic for the KBC IT5570 Super I/O controller, handling keyboard, fan, LPC, and SPI interfaces.
M Key PCIE SSD-1
Schematic for the M.2 SSD1 slot (PCIE GEN3), showing pinout, power, and clock connections.
M Key PCIE SSD-2
Schematic for the M.2 SSD2 slot (PCIE GEN4), showing pinout, power, and clock connections.
USB Charger
Schematic for the USB charging circuitry, including CDP detection, power switching, and redriver.
USB Gen1
Schematic for the USB 3.1 Gen 1 Redriver and connector, showing high-speed signal routing and power.
VDD3, VDD5
Schematics for VDD3 and VDD5 power rails, including buck converter circuits and enable signals.
MP2964 Controller
Schematic for the MP2964 controller managing IA (60A) and GT (40A) power phases.
VCore
Schematic for the VCore output stage, showing power phases, PWM control, and decoupling capacitors.
VCCGT
Schematic for the VCCGT power stage, showing phase 1 and primary side power delivery components.
DDR 1.2V, 0.6VS
Schematics for DDR 1.2V power rail and VTT MEM (0.6V) power rail, including termination.
VCCIN
Schematic for the VCCIN_AUX power stage, detailing PWM control, current sensing, and voltage rails.
1.8VA, 1.05V, N3V3
Schematics for 1.8VA, 1.05V (VCCST), and N3V3 voltage rails, including enable and control signals.
AC_In
Schematic for the AC adapter input and Type-C power delivery circuitry, showing charge control.
Charger
Schematic for the Smart Charger IC (OZ26786) managing battery charging and AC detection.
M.2 B Key, 3G, USB
Schematics for M.2 B Key slot, 3G module power, and USB 3.0 port, including SIM card interface.
SIM Board
Schematic for the SIM card board, showing SIM interface, 3G connections, and layout notes.
Need help?
Do you have a question about the L141PU and is the answer not in the manual?
Questions and answers