MSI HPM D3066 User Manual
MSI HPM D3066 User Manual

MSI HPM D3066 User Manual

Server motherboard
Table of Contents

Advertisement

Quick Links

HPM D3066
MS-S3761
Server Motherboard
User Guide

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the HPM D3066 and is the answer not in the manual?

Questions and answers

Summary of Contents for MSI HPM D3066

  • Page 1 HPM D3066 MS-S3761 Server Motherboard User Guide...
  • Page 2: Table Of Contents

    Contents Regulatory Notices ....................4 System Specifications .....................7 Rear I/O ........................9 OCP 3.0 NIC Mezzanine Slot .................. 9 DC-SCM ........................9 Overview of Components ..................10 Block Diagram ......................13 CPU Socket ......................14 CPU Installation ....................15 Assembly Overview ..................15 Memory ........................19 Key Parameters for DIMM Configuration ............
  • Page 3 JMCIO0~5: MCIO 8i Connectors ..............26 M2_0~1: M.2 Slots (M Key, PCIe 5.0 x2, 2280/22110) ........28 Expansion Slots ......................29 Front Panel Connectors ..................30 JFP1: Front Panel Connector ................30 JUSB3_0: USB 3.0 Connector ................. 31 Cooling Connectors ..................... 32 JCPUFAN0: CPU Fan Power Connectors ............
  • Page 4: Regulatory Notices

    Chemical Substances Information In compliance with chemical substances regulations, such as the EU REACH Regulation (Regulation EC No. 1907/2006 of the European Parliament and the Council), MSI provides the information of chemical substances in products at: https://csr.msi.com/global/index CE Conformity Hereby, Micro-Star International CO., LTD declares that this device is in compliance with the essential safety requirements and other relevant provisions set out in the European Directive.
  • Page 5: Battery Information

    ・ Users should contact the local authorized point of collection for recycling and disposing of their end-of-life products. ・ Visit the MSI website and locate a nearby distributor for further recycling information. ・ Users may also reach us at gpcontdev@msi.com for information regarding proper disposal, take-back, recycling, and disassembly of MSI products.
  • Page 6: Copyright And Trademarks Notice

    Copyright and Trademarks Notice Copyright © Micro-Star Int’ l Co., Ltd. All rights reserved. The MSI logo used is a registered trademark of Micro-Star Int’ l Co., Ltd. All other marks and names mentioned may be trademarks of their respective owners. No warranty as to accuracy or completeness is expressed or implied.
  • Page 7: System Specifications

    System Specifications Model D3066 Form factor DC-MHS M-DNO Type-4 HPM Dimensions 305.95mm x 295mm Processor ・ Dual Intel® Xeon® 6700E-series, 6500P-series and 6700P-series processors, TDP up to 350W Socket ・ 2 x LGA4710 (Socket E2) Chipset ・ 16 x DDR5 DIMM Slots, 8 channels(2DPC), RDIMM/RIMM-3DS/ MCRDIMM - Max.
  • Page 8 Model D3066 ・ 2 x 12-pin for DC 12V IN ・ 2 x 12-pin PICPWR connectors for GPU power supply Power Supply ・ 1 x 12-pin PICPWR connectors for FAN Board ・ 1 x 12-pin PICPWR connector for Storage BP ・...
  • Page 9: Rear I/O

    Rear I/O DC-SCM OCP0 OCP1 Edge slot for DC PCIe 5.0 x16 OCP3 PCIe 5.0 x16 OCP3 SCM module NIC Mezzanine Slot NIC Mezzanine Slot OCP 3.0 NIC Mezzanine Slot OCP NIC 3.0 is an upgrade of OCP Mezz 2.0. It supports two sizes, SFF and LFF. The maximum power of SFF is 80W, and LFF can reach 150W, It is compatible with PCIe Gen 4 and Gen 5.
  • Page 10: Overview Of Components

    Overview of Components OCP0 OCP1 DC-SCM BATTERY CPLD CPU0 Overview of Components...
  • Page 11 CPU0_DIMM_H0 CPU0_DIMM_H1 CPU0_DIMM_G0 CPU0_DIMM_G1 CPU0_DIMM_F0 CPU0_DIMM_F1 CPU0_DIMM_E0 CPU0_DIMM_E1 CPU0 CPU0_DIMM_A1 CPU0_DIMM_A0 CPU0_DIMM_B1 CPU0_DIMM_B0 CPU0_DIMM_C1 CPU0_DIMM_C0 CPU0_DIMM_D1 CPU0_DIMM_D0 Overview of Components...
  • Page 12: Component Contents

    Component Contents Component Page CPU Socket Memory Connectors Power Connectors PICPWR0~1: PDB Power Connectors PICPWR3, PICPWR4: GPU Power Connectors PICPWR5: Fan Power Connector Storage Connectors JMCIO0~5: MCIO 8i Connectors M2_0~1: M.2 Slots (M Key, PCIe 3.0 x2, 22110/ 2280) Expansion Slots PCIe (Peripheral Component Interconnect Express) Slots Front Panel Connectors JFP1: Front Panel Connector...
  • Page 13: Block Diagram

    Block Diagram CPU0_DIMM_A0 CPU0_DIMM_E0 DDR5 DIMMx2 DDR5 DIMMx2 DDR5 CH E,F DDR5 CH A,B DDR5 DIMMx2 DDR5 DIMMx2 CPU0_DIMM_B1 CPU0_DIMM_F1 Modules Modules Modules Socket E2 Modules CPU0_DIMM_C0 DDR5 CH C,D DDR5 DIMMx2 DDR5 DIMMx2 DDR5 CH G,H DDR5 DIMMx2 CPU0_DIMM_G0 DDR5 DIMMx2 Modules Modules...
  • Page 14: Cpu Socket

    CPU Socket CPU1 ⚠ Important Overheating will seriously damage the CPU and system. Always make sure the • cooling fan can work properly to protect the CPU from overheating. Make sure that you apply an even layer of thermal paste (or thermal tape) between the CPU and the heatsink to enhance heat dissipation.
  • Page 15: Cpu Installation

    CPU Installation Use appropriate ground straps, gloves and ESD mats to protect yourself from electrostatic discharge (ESD) while installing the processor. Assembly Overview ⚠ Important Images are for illustration purposes only; actual parts may vary. ⚠ Important • Please check the instruction that come with your heatsink and thermal paste for more details before starting.
  • Page 16 1. Place the processor carrier on top of the processor in the tray with their pin 1 indicators aligned. If installed properly, the CPU will snap into the carrier’ s side latches and the carrier will latch firmly to it. Verify that the processor is securely latched to the carrier.
  • Page 17 4. Check the heatsink for a diagonally cut corner or the #1clip on the heatsink label if present. Align the processor carrier’ s Pin 1 indicator with the heatsink’ s cut corner (#1 clip), then gently press the heatsink down to engage the carrier’ s latching mechanism to the heatsink at four corners.
  • Page 18 7. Flip 4 anti-tilt wires to the locked position (outward) and make sure the latches of the wires are firmly secure. 4 x anti-tilt wires locked 8. Tighten all screws on the PHM in diagonal sequences to secure the PHM to the motherboard.
  • Page 19: Memory

    Memory CPU0_DIMM_H0 Channel H CPU0_DIMM_H1 CPU0_DIMM_G0 Channel G CPU0_DIMM_G1 CPU0_DIMM_F0 Channel F CPU0_DIMM_F1 CPU0_DIMM_E0 Channel E CPU0_DIMM_E1 CPU0 Channel A CPU0_DIMM_A1 CPU0_DIMM_A0 Channel B CPU0_DIMM_B1 CPU0_DIMM_B0 Channel C CPU0_DIMM_C1 CPU0_DIMM_C0 CPU0_DIMM_D1 Channel D CPU0_DIMM_D0 Memory...
  • Page 20: Key Parameters For Dimm Configuration

    Chan 7 Chan 6 Chan 5 Chan 4 Chan 0 Chan 1 Chan 2 Chan 3 IMC5 IMC4 IMC0 IMC1 IMC2 IMC3 IMC7 IMC6 Recommended Memory Population Key Parameters for DIMM Configuration Granite Rapids-SP DDR DIMM Support Matrix Support Matrix for Intel Xeon 6500P/6700P-series DIMM Capacity(GB) Channel Speed(MT/s);...
  • Page 21: Ddr5 Only Dimm Configuration

    DDR5 Only DIMM Configuration SPR IMC# IMC7 IMC6 IMC5 IMC4 IMC0 IMC1 IMC2 IMC3 Channel Chan 7 Chan 6 Chan 5 Chan 4 Chan 0 Chan 1 Chan 2 Chan 3 DDR5 H0 H1 G0 G1 F0 F1 E0 E1 A1 A0 B1 B0 C1 C0 D1 D0 12+0 16+0...
  • Page 22: Installing Memory Modules

    Installing Memory Modules 1. Open the side clips to unlock the DIMM slot. 2. Insert the DIMM vertically into the slot, ensuring that the off-center notch at the bottom aligns with the slot. 3. Push the DIMM firmly into the slot until it clicks and the side clips automatically close.
  • Page 23: Connectors

    Connectors Power Connectors PWR1 PICPWR4 PICPWR3 PICPWR5 PICPWR1 PICPWR0 PICPWR0~1/3~5: PIC Power Connectors The PICPWR(Platform Infrastructure Connectivity Power) connector enables the HPM(Host Processor Module) to supply power and manage sideband signals to peripherals,including the GPU Cards (PICPWR3~4), the Power Distribution Board(PICPWR0~1)and the Fan Board(PICPWR5).
  • Page 24: Picpwr0~1/3~5: Pic Power Connectors

    PICPWR0~1/3~5: PIC Power Connectors These connectors provide power output to HPM. Power Signals P12V P12V P12V PICPWR0/PICPWR1 /PICPWR3~5 P12V P12V P12V Sideband Management Signals FM_HPM_PICPWR_B_SB1 FM_HPM_PICPWR_A_SB1 FM_HPM_PICPWR_B_SB2 FM_HPM_PICPWR_A_SB2 FM_HPM_PICPWR_B_SB3 FM_HPM_PICPWR_A_SB3 FM_HPM_PICPWR_B_SB4 FM_HPM_PICPWR_A_SB4 SMB_PICPWR_2B_LVC3_SCL SMB_PICPWR_2A_LVC3_SCL SMB_PICPWR_2B_LVC3_SDA SMB_PICPWR_2A_LVC3_SDA *SB: The term “ SB” stands for sideband. PWR1: Rear Side BP Power Connector This connector provides power output to HDDs on rear side.
  • Page 25: Storage Connectors

    Storage Connectors M2_1 M2_0 JMCIO2 JMCIO4 JMCIO3 JMCIO5 JMCIO0 Slot Speed JMCIO1 M2_0~1 PCIe5.0 x2 32GT/s JMCIO0~5 PCIe5.0 x8 32GT/s JMCIOP0~5: MCIO 8i Connector These are vertical 74-pin Mini Cool Edge IO (MCIO) connectors, which support PCIe 5.0 x16 32GT/s interface. Connectors...
  • Page 26: Jmcio0~5: Mcio 8I Connectors

    JMCIO0~5: MCIO 8i Connectors These are vertical 74-pin Mini Cool Edge IO (MCIO) connectors, which support PCIe 5.0 x8 32GT/s interface JMCIO0~5 P5E_CPU_PE_NVME_RX_D+ P5E_CPU_PE_NVME_TX_D+ P5E_CPU_PE_NVME_RX_D- P5E_CPU_PE_NVME_TX_D P5E_CPU_PE_NVME_RX_D+ P5E_CPU_PE4_NVME_TX_D+ P5E_CPU_PE_NVME_RX_D- P5E_CPU_PE_NVME_TX_D P3V3_AUX JMCIO_BMC_SCL FM_SMB_PEHPCPU_MCIO_LVC3_ JMCIO_BMC_SDA ALERT_N CLK_100M_CPU_MCIO_R_D+ PCIe_RST_N CLK_100M_CPU_MCIO_R_D- FM_MCIO_CPU_PESTI_CBL_PRES_N P5E_CPU_PE_NVME_RX_D+ P5E_CPU_PE_NVME_TX_D+ P5E_CPU_PE_NVME_RX_D- P5E_CPU_PE_NVME_TX_D...
  • Page 27 USB_HUB_MCIO_CPU_PE_D+ FM_MCIO_CPU_FPGA_FLEXIO_1A USB_HUB_MCIO_CPU_PE_D- FM_MCIO_CPU_FPGA_FLEXIO_2A P5E_CPU_PE_RX_D+ P5E_CPU_PE_NVME_TX_D+ P5E_CPU_PE_RX_D- P5E_CPU_PE_NVME_TX_D P5E_CPU_PE_RX_D+ P5E_CPU_PE_NVME_TX_D+ P5E_CPU_PE_RX_D- P5E_CPU_PE_NVME_TX_D Connectors...
  • Page 28: M2_0~1: M.2 Slots (M Key, Pcie 5.0 X2, 2280/22110)

    M2_0~1: M.2 Slots (M Key, PCIe 5.0 x2, 2280/22110) The M.2 slot supports solid-state drive (SSD). Please install the M.2 solid-state drive (SSD) into the M.2 slot as shown below. ⚽ Video Demonstration Watch the video to learn how to Install M.2 SSD.
  • Page 29: Expansion Slots

    Expansion Slots PCIE_SLOT0: PCIe 5.0 x16 MCIO(SFF-TA-1033) Slots PCIE_SLOT1: PCIe 5.0 x16 MCIO(SFF-TA-1033) Slots PCIE_SLOT2: PCIe 5.0 x16 MCIO(SFF-TA-1033) Slots PCIe (Peripheral Component Interconnect Express) Slots The PCI Express slots support PCIe interface expansion cards. ⚠ Important When adding or removing expansion cards, make sure that you unplug the power supply first.
  • Page 30: Front Panel Connectors

    Front Panel Connectors Front Panel Connectors, or the Front Panel Header, is a block of connectors on a motherboard that controls the power on, power reset, and the LED light indicators on your chassis. JFP1 JFP1: Front Panel Connector The front panel connector is provided for electrical connection to the front panel switches and LEDs.
  • Page 31: Jusb3_0: Usb 3.0 Connector

    JUSB3_0: USB 3.0 Connector This port is backward-compatible with USB 3.0 devices and supports data transfer rate up to 5 Gbps. P5V_USB_1 USB2_P3_ESD_DP USB3_P2_ESD_RXN USB2_P3_ESD_DN USB3_P2_ESD_RXP USB3_P3_ESD_TXP USB3_P2_ESD_TXN USB3_P3_ESD_TXN JUSB3_0 USB3_P2_ESD_TXP USB3_P3_ESD_RXP USB2_P2_ESD_DN USB3_P3_ESD_RXN USB2_P2_ESD_DP P5V_USB_2 JUSB3_0 Expansion Slots...
  • Page 32: Cooling Connectors

    Cooling Connectors JCPUFAN0: CPU Fan Power Connectors The fan power connectors support CPU cooling fans. FAN _TACH JCPUFAN0 P12V FAN_PWM JCPUFAN0 Expansion Slots...
  • Page 33: Other Connectors And Components

    Other Connectors and Components JINTRUDE: Chassis Intrusion Header This connector connects to the chassis intrusion switch cable. If the chassis is opened, the chassis intrusion mechanism will be activated. The system will record this status and show a warning message on the screen. To clear the warning, you must enter the BIOS utility and clear the record.
  • Page 34: J9: Pdb Management Connector

    J9: PDB Management Connector This connector provides +12VStby to the HPM,analog connections used to monitor current and voltage from the MCRPS modules on the PDB and management signals for PDB. P12V_STBY_PSU P12V_STBY_PSU ISENSE_I_PSYS_R VSENSE_LOCAL_V_PSYS_R P12V_STBY_PSU P12V_STBY_PSU PDB_SGPIO_LD PDB_SGPIO_CK PDB_SGPIO_DO PDB_SGPIO_DI SMB_PS_CLK_R SMB_PS_DAT_R TP_FULL_PWR_CYCLE_N...
  • Page 35: Sfp0~1: Dc-Mhs Control Panel Header

    SFP0~1: DC-MHS Control Panel Header The DC-MHS control panel header for M-PESTI connects the HPM to the server’ sfront panel, enabling essential controls such as power, LED indicators, buttons, and sideband signals for management and monitoring. ・ DC-MHS (Data Center Modular Hardware System) is a modular framework for data center hardware, promoting interoperability across components.
  • Page 36: Ocp0~1: Ocp 3.0 Mezzanine Slot

    OCP0~1: OCP 3.0 Mezzanine Slot This slot enables the deployment of a wide variety of additional options through OCP(Open Compute Project) network interface cards (NICs) or other expansion Cards. OCP1: OCP 3.0 SFF OCP0: OCP 3.0 SFF (PCIe 5.0 x16) (PCIe 5.0 x16) OB14 OA14...
  • Page 37 Top Side (B Pins) Bottom Side (A Pins) OB11 OA11 RST_CPU0_PE0_OCP0_PERST2_N OB12 OA12 RST_CPU0_PE0_OCP0_PERST3_N OB13 OA13 IRQ_WAKE_CPU0_PE0_OCP0_LVC3_N OB14 OA14 RMII_OCP0_CSDV OCP0_RBT_ARB_IN Mechanical Key P12V_AUX_OCP0 P12V_AUX_OCP0 P12V_AUX_OCP0 P12V_AUX_OCP0 P12V_AUX_OCP0 P12V_AUX_OCP0 PD_OCP0_NIC_BIF0_N SMB_CPU0_PE2_OCP0_LVC3_SCL PD_OCP0_NIC_BIF1_N SMB_CPU0_PE2_OCP0_LVC3_SDA PD_OCP0_NIC_BIF2_N RST_BMC_PCIE_MUX_R_LVC3_N RST_CPU0_PE7_OCP0_PERST0_N PD_CPU0_OCP0_NIC_PRSNTA_N P3V3_AUX_OCP0 RST_CPU0_PE7_OCP0_PERST1_N FM_OCP0_NIC_AUX_PWR_LVC3_R_EN FM_CPU_PE_OCP0_NIC_PRSTN2_N CLK_100M_CPU0_OCP0_0_DN CLK_100M_CPU0_OCP0_1_DN...
  • Page 38 Mechanical Key P5E_CPU0_PE2_OCP_TX_DN4 P5E_CPU0_PE2_OCP_RX_DN4 P5E_CPU0_PE2_OCP_TX_DP4 P5E_CPU0_PE2_OCP_RX_DP4 P5E_CPU0_PE2_OCP_TX_DN5 P5E_CPU0_PE2_OCP_RX_DN5 P5E_CPU0_PE2_OCP_TX_DP5 P5E_CPU0_PE2_OCP_RX_DP5 P5E_CPU0_PE2_OCP_TX_DN6 P5E_CPU0_PE2_OCP_RX_DN6 P5E_CPU0_PE2_OCP_TX_DP6 P5E_CPU0_PE2_OCP_RX_DP6 P5E_CPU0_PE2_OCP_TX_DN7 P5E_CPU0_PE2_OCP_RX_DN7 P5E_CPU0_PE2_OCP_TX_DP7 P5E_CPU0_PE2_OCP_RX_DP7 Top Side (B Pins) Bottom Side (A Pins) FM_CPU0_OCP0_NIC_PRSTN0_N FM_CPU_OCP0_NIC_PRSTN1_N Mechanical Key P5E_CPU0_PE2_OCP_TX_DN8 P5E_CPU0_PE2_OCP_RX_DN8 P5E_CPU0_PE2_OCP_TX_DP8 P5E_CPU0_PE2_OCP_RX_DP8 P5E_CPU0_PE2_OCP_TX_DN9 P5E_CPU0_PE2_OCP_RX_DN9 P5E_CPU0_PE2_OCP_TX_DN9 P5E_CPU0_PE2_OCP_RX_DP9 P5E_CPU0_PE2_OCP_TX_DN10 P5E_CPU0_PE2_OCP_RX_DN10 P5E_CPU0_PE2_OCP_TX_DP10 P5E_CPU0_PE2_OCP_RX_DP10 P5E_CPU0_PE2_OCP_TX_DN11...
  • Page 39 P5E_CPU0_PE2_OCP_TX_DN12 P5E_CPU0_PE2_OCP_RX_DN12 P5E_CPU0_PE2_OCP_TX_DP12 P5E_CPU0_PE2_OCP_RX_DP12 P5E_CPU0_PE2_OCP_TX_DN13 P5E_CPU0_PE2_OCP_RX_DN13 P5E_CPU0_PE2_OCP_TX_DP13 P5E_CPU0_PE2_OCP_RX_DP13 P5E_CPU0_PE2_OCP_TX_DN14 P5E_CPU0_PE2_OCP_RX_DN14 P5E_CPU0_PE2_OCP_TX_DP14 P5E_CPU0_PE2_OCP_RX_DP14 P5E_CPU0_PE2_OCP_TX_DN15 P5E_CPU0_PE2_OCP_RX_DN15 P5E_CPU0_PE2_OCP_TX_DP15 P5E_CPU0_PE2_OCP_RX_DP15 FM_CPU0_PE0_OCP0_PRSTN3_QS_N USB2_OCP_NIC_DN USB2_OCP_NIC_DP FM_PWRBRK_CPU0_PE2_OCP0_ FM_CPU_PE_OCP0_NIC_PRSNTB3_N LVC3_N Other Connectors and Components...
  • Page 40: Dc-Scm: Dc-Scm 2.0 Edge Slot

    DC-SCM: DC-SCM 2.0 Edge Slot The slot links the Datacenter Secure Control Module (DC-SCM) to the motherboard, enabling centralized power, management, and security control across server hardware. This standardized interface allows easy upgrades and compatibility across various platforms. DC-SCM: DC-SCM 2.0 Edge Slot (PCIe 5.0 x1 from CPU0) OB14 OA14...
  • Page 41 Top Side (B Pins) Bottom Side (A Pins) OB11 OA11 USB2_BMC_HUB_DN OB12 OA12 USB2_BMC_HUB_DP OB13 OA13 OB14 OA14 P1V0_AUX PECI_SCM Mechanical Key CLK_66M_ESPI_CPU0_LVC18 P12V_AUX_SCM ESPI_CPU0_CS0_SCM_N P12V_AUX_SCM RST_ESPI_CPU0_LVC18_N P12V_AUX_SCM ESPI_CPU0_IO0_LVC18 P12V_AUX_SCM ESPI_CPU0_IO1_LVC18 P12V_AUX_SCM ESPI_CPU0_IO2_LVC18 ESPI_CPU0_IO3_LVC18 IRQ_ESPI_CPU0_ALERT0_FPGA_ BMC_JTAG_LVC3_TCK LVC18_N BMC_JTAG_LVC3_TDI BMC_JTAG_LVC3_TDO BMC_JTAG_LVC3_TMS SPI_CPU0_CLK_DCSCM_LVC18_R1 SPI_CPU0_CS0_DCSCM_LVC18_R1_N FM_HPM_STBY_RST_N...
  • Page 42 P3V_BAT_CPU0 RST_PLD_PCIE_CPU0_DEV_PERST_N Mechanical Key P5E_CPU0_PE1_TX_DN2 P5E_CPU0_PE1_RX_DN2 P5E_CPU0_PE1_TX_DP2 P5E_CPU0_PE1_RX_DP2 HUB_SSTX4N HUB_SSRX4N HUB_SSTX4P HUB_SSRX4P BMC_TYPEA_DN CLK_100M_SCM_DN BMC_TYPEA_DP CLK_100M_SCM_DP I3C_DBG_SCM_LVC18_R_SCL I3C_SPD_SCM_R_LVC1_SCL I3C_DBG_SCM_LVC18_R_SDA I3C_SPD_SCM_R_LVC1_SDA I3C_MNG_SCM_LVC1_R_SCL Top Side (B Pins) Bottom Side (A Pins) I3C_MNG_SCM_LVC1_R_SDA Mechanical Key CLK3_50M_SCM_RMII_CLK SMB_PCIE_SCM_LVC3_R_SCL RMII3_SCM_CRS_DV_R SMB_PCIE_SCM_LVC3_R_SDA RMII3_SCM_TX_EN_R SMB_IPMB_LVC3_CLK RMII3_SCM_TXD0 SMB_IPMB_LVC3_DAT RMII3_SCM_TXD1 SMB_CPLD_UPDATE_SCM_LVC3_R_SCL RMII3_SCM_RXD0...
  • Page 43 SMB16_IPMB_LVC3_SCL SPI_CPU0_TPM_MOSI_LVC18_MUX_R1 SMB16_IPMB_LVC3_SDA SPI_CPU0_TPM_MISO_LVC18_MUX_R1 FM_SCM_PRSNT0_LVC3_N SCM_GPIO SPI_BMC_FP_CK_R SPI_IRQ_SCM_TPM_N SPI_BMC_FP_MISO_R SPI_BMC_FP_MOSI_R SPI_BMC_FP_CS0_R UART0_RX_HPM_SCM_DATA BMC_USB2A_DN BMC_USB2A_DP Other Connectors and Components...
  • Page 44: Jvroc1: Vroc Box Header

    JVROC1: VROC Box Header Intel® Virtual RAID on CPU (Intel® VROC) is a hybrid RAID solution specifically designed for NVMe SSDs connected directly to the CPU. PU_KEY_CONN_PIN2_R JVROC1 FM_PCH_SATA_RAID_KEY_R FBP_I2C_1~3: HDD BP SMBUS Header These connectors, known as I2C, are provided for users to connect System Management Bus (SMBus) interface.
  • Page 45: Jumpers

    Jumpers ⚠ Important Avoid adjusting jumpers when the system is on; it will damage the motherboard. CMOS_CLR JBAT1 JUART_SEL_1 JBAT7 Default Jumper Name Description Setting 1-2: Normal<Default> CMOS_CLR 2-3: CPU0 CMOS Clear 1-2 UART BMC TO CPU<Default> JUART_SEL_1 2-3 UART CPLD TO CPU 1-2 MBP Functionality JBAT1 2-3 I3C Functionality <Default>...
  • Page 46: Onboard Leds

    Onboard LEDs HB_LED1: PSU_PWROK_ LED This LED indicates the PSU power status. Status Description PSU power fail PSU power OK Blinking HEARTBEAT_LED1 HB_LED2: CPLD HEARTBEAT LED, CPU0 PRST LED1: PLT_RST The CPLD Heartbeat LED indicates CPLD status.The CPU PRST LED1 indicates all voltage inputs to the processor are in specification.
  • Page 47: Ok Led

    PWRGD_CPU0_LED1: PSU_PWROK_ LED, CPU0_POK_LED1:CPU0 SYS PWR OK LED This PWRGD_CPU0_LED1 indicates CPU PWROK & CLK status. The CPU0_POK_ LED1 indicates CPU PWROK status Status Description CPU CLK is no Ready PWRGD_ All CPU power & CLK CPU0_LED1 is Ready CPU Power Fail CPU0_POK_ LED1 CPU Power OK...
  • Page 48 MSI.COM EPS.MSI.COM...

This manual is also suitable for:

Ms-s3761

Table of Contents