EMAC PICO-RAP4 User Manual

Pico-itx single board computer
Table of Contents

Advertisement

Quick Links

EMAC Custom Product Inquiry Form
Our Products Make Your Product Better®
Click here to:
learn more about EMAC's products and services and how they can help your project
The following Custom Product Inquiry form helps our product engineers and engineering
department best determine the project product needs and develop a project proposal for each
custom project. The more complete the form is filled out the easier it is for the project manager to
estimate NRE fees and project time lines.
Upon completion please email the form back to EMAC at
info@emacinc.com

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the PICO-RAP4 and is the answer not in the manual?

Questions and answers

Summary of Contents for EMAC PICO-RAP4

  • Page 1 Our Products Make Your Product Better® Click here to: learn more about EMAC’s products and services and how they can help your project The following Custom Product Inquiry form helps our product engineers and engineering department best determine the project product needs and develop a project proposal for each custom project.
  • Page 2 PICO-RAP4 PICO-ITX Single Board Computer User’s Manual 1 Last Updated: June 5, 2024...
  • Page 3: Copyright Notice

    Copyright Notice This document is copyrighted, 2024. All rights are reserved. The original manufacturer reserves the right to make improvements to the products described in this manual at any time without notice. No part of this manual may be reproduced, copied, translated, or transmitted in any form or by any means without the prior written permission of the original manufacturer.
  • Page 4 Acknowledgement All other products’ name or trademarks are properties of their respective owners. Microsoft Windows® is a registered trademark of Microsoft Corp. ⚫ Intel® is a registered trademark of Intel Corporation ⚫ Intel® Core™ is a trademark of Intel Corporation ⚫...
  • Page 5 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity PICO-RAP4 ⚫ If any of these items are missing or damaged, please contact your distributor or sales representative immediately. Preface...
  • Page 6 About this Document This User’s Manual contains all the essential information, such as detailed descriptions and explanations on the product’s hardware and software features (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the product page on AAEON.com for the latest version of this document.
  • Page 7 Safety Precautions Please read the following safety instructions carefully. It is advised that you keep this manual for future references All cautions and warnings on the device should be noted. Make sure the power source matches the power rating of the device. Position the power cord so that people cannot step on it.
  • Page 8: To Prevent Damage

    If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii. Exposure to moisture Device is not working as expected or in a manner as described in this manual The device is dropped or damaged Any obvious signs of damage displayed on the device...
  • Page 9 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 10 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Main Board/ Daughter Board/ Backplane 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 ○ ○ ○ ○ 及其电子组件 外部信号 ○ ○ ○ ○ 连接器及线材 O:表示该有毒有害物质在该部件所有均质材料中的含量均在 SJ/T 11363-2006 标准规定的限量要求以下。 X:表示该有毒有害物质至少在该部件的某一均质材料中的含量超出...
  • Page 11 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Main Board/ Daughter Board/ Backplane Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...
  • Page 12: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications..................1 Specifications........................ 2 Function Block Diagram ..................... 5 Chapter 2 – Hardware Information ..................6 Dimensions ........................7 Jumpers and Connectors ..................8 List of Jumpers ......................10 2.3.1 Clear CMOS Jumper & Auto Power Button Enable/Disable (JP5) ..10 List of Connectors ......................
  • Page 13 2.4.18 Dual RJ-45 LAN Port (CN20) ................. 27 2.4.19 HDMI Port (CN21) ..................... 28 2.4.20 Port 80 Debug Port/SMBus/I2C (CN22) ............29 2.4.21 RTC Battery Connector (CN24) ..............30 2.4.22 Dual USB 3.2 Port (CN30) ................30 2.4.23 Terminal Block DC Input Connector (CN36) ..........31 2.4.24 USB 2.0 Port 1/Port 2 (CN38) .................
  • Page 14 3.4.11 Legacy Console Redirection Settings ............54 3.4.12 GPIO Port Configuration................. 55 3.4.13 Power Management ..................56 3.4.14 AAEON Smart Boost ..................57 3.4.15 AAEON BIOS Robot ..................58 Setup Submenu: Chipset ..................60 3.5.1 System Agent (SA) Configuration ..............61 3.5.2 Memory Configuration ...................
  • Page 15 IRQ Mapping Chart ....................88 Large Memory Map....................90 Memory Address Map ....................91 Preface...
  • Page 16: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...
  • Page 17: Specifications

    Specifications System Form Factor PICO-ITX 13th Generation Intel® Core™/U-series Processors: Intel® Core™ i7-1370PE (6P+8E/20T, 1.90 GHz, 28W) Intel® Core™ i7-1370PRE (6P+8E/20T, 1.90 GHz, 28W) Intel® Core™ i5-1340PE (4P+8E/16T, 1.80 GHz, 28W) Intel® Core™ i3-1320PE (4P+4E/12T, 1.70 GHz, 28W) Intel® Processor U300E (1P+4E/6T, 1.10 GHz, 15W) Chipset Integrated with Intel®...
  • Page 18 Power Power Consumption Intel® Core™ i7-1370PE, DDR5 32GB, 4.51A @+12V (Typical) Intel® Core™ i7-1370PE, DDR5 32GB, 7.46A @+12V (Max) Display Controller Intel® Iris® Xe Graphics LVDS/eDP LVDS x 1 (18/24-bit 2CH), 1920 x 1200 @60Hz eDP 1.4 x 1, up to 3840 x 2160 (Optional) Display Interface HDMI 1.4 x 1, 3840 x 2160 @30Hz Multiple Display...
  • Page 19 Internal I/O SATA SATA 6Gb/s x 1 +5V SATA Power Connector x 1 Audio Audio Header DIO/GPIO GPIO 8-bit SMBus/I2C SMBus/I2C x 1 (Default: SMBus) Touch ━ 4-pin Smart Fan x 1 ━ Front Panel HDD LED, PWR LED, Power Button, Buzzer, Reset Others ━...
  • Page 20: Function Block Diagram

    Function Block Diagram Chapter 1 – Product Specifications...
  • Page 21: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...
  • Page 22: Dimensions

    Dimensions Chapter 2 – Hardware Information...
  • Page 23: Jumpers And Connectors

    Jumpers and Connectors Component Side Chapter 2 – Hardware Information...
  • Page 24 Solder Side Chapter 2 – Hardware Information...
  • Page 25: List Of Jumpers

    List of Jumpers Jumpers allow users to manually customize system configurations to their suitable application needs. Please refer to the table below for all of the board’s jumpers that you can configure for your application Label Function Clear CMOS Jumper & Auto Power Button Enable/Disable 2.3.1 Clear CMOS Jumper &...
  • Page 26: List Of Connectors

    List of Connectors Please refer to the table below for all of the board’s connectors that you can configure for your application Label Function +5V Output for SATA HDD SATA Port DC Jack Power Input [Reserved] Front Panel Mini Card Slot LVDS Inverter/Backlight Connector IMVP9 FW Reflash Audio In/Out...
  • Page 27: Output For Sata Hdd (Cn1)

    2.4.1 +5V Output for SATA HDD (CN1) Pin Name Signal Type Signal Level +V5S Note: The driving current of +V5S supports up to 1A. 2.4.2 SATA Port (CN2) Pin Name Signal Type Signal Level SATA_TXP DIFF SATA_TXN DIFF SATA_RXN DIFF SATA_RXP DIFF Chapter 2 –...
  • Page 28: Dc Jack Power Input [Reserved] (Cn3)

    2.4.3 DC Jack Power Input [Reserved] (CN3) Pin Name Signal Type Signal Level +V_IN +12V 2.4.4 Front Panel (CN4) Pin Name Signal Type Signal Level EXT_PWRBTN# SATA_LED- SATA_LED+ BUZZER- Chapter 2 – Hardware Information...
  • Page 29: Mini Card Slot (Cn6)

    Pin Name Signal Type Signal Level BUZZER+ PWR_LED+ HWRST# 2.4.5 Mini Card Slot (CN6) Pin Name Signal Type Signal Level PCIE_WAKE# +3.3V +3.3V +1.5V +1.5V PCIE_CLK_REQ# PCIE_REF_CLK- DIFF PCIE_REF_CLK+ DIFF Chapter 2 – Hardware Information...
  • Page 30 Pin Name Signal Type Signal Level W_DISABLE# +3.3V PCIE_RST3 +3.3V PCIE_RX-/SATA_RX- DIFF +3.3V +3.3V PCIE_RX+/SATA_RX+ DIFF +1.5V +1.5V SMB_CLK IN/OUT +3.3V PCIE_TX-/SATA_TX- DIFF SMB_DATA IN/OUT +3.3V PCIE_TX+/SATA_TX+ DIFF USB_D- DIFF USB_D+ DIFF +3.3V +3.3V +3.3V +3.3V Chapter 2 – Hardware Information...
  • Page 31: Lvds Inverter/Backlight Connector (Cn7)

    Pin Name Signal Type Signal Level +1.5V +1.5V +3.3V +3.3V Note: This is a co-lay design from PICO-V2K4, check pin define before use. Note: Mini-Card/mSATA function can be set by BIOS. Default is mSATA. 2.4.6 LVDS Inverter/Backlight Connector (CN7) Pin Name Signal Type Signal Level BKL_PWR...
  • Page 32: Imvp9 Fw Reflash (Cn8)

    2.4.7 IMVP9 FW Reflash (CN8) Pin Name Signal Type Signal Level PM_SCL +3.3V PM_DAT +3.3V 2.4.8 Audio In/Out (CN9) Pin Name Signal Type Signal Level RIGHT_OUT MIC_R LEFT_OUT MIC_L JD_LOUT JD_MIC GND_AUDIO GND_AUDIO JD_LIN Chapter 2 – Hardware Information...
  • Page 33: Ddr5 Sodimm (Cn10)

    Pin Name Signal Type Signal Level LINE_R_IN +VDD_AUDIO LINE_L_IN 2.4.9 DDR5 SODIMM (CN10) Standard specification. 2.4.10 4-Pin Fan Connector (CN11) Pin Name Signal Type Signal Level FAN_POWER +12V FAN_TAC FAN_CTL Note: The driving current of FAN_POWER supports up to 1A. 2.4.11 61-Pin MIPI CSI-2 Connector (CN13) Standard specification.
  • Page 34: Gpio (Cn14)

    2.4.12 GPIO (CN14) Pin Name Signal Type Signal Level GPIO_0 IN/OUT GPIO_1 IN/OUT GPIO_2 IN/OUT GPIO_3 IN/OUT GPIO_4 IN/OUT GPIO_5 IN/OUT GPIO_6 IN/OUT GPIO_7 IN/OUT +V5S Note: The driving current of +V5S supports up to 0.5A. Chapter 2 – Hardware Information...
  • Page 35: Com Port 1 (Cn15)

    2.4.13 COM Port 1 (CN15) COM Port 1 RS-232 (Default) Pin Name Signal Type Signal Level DCD1 DSR1 RTS1 ±9V ±9V CTS1 DTR1 ±9V RI1/ +5V/ +12V IN/ PWR +5V/+12V COM Port 1 RS-422 Pin Name Signal Type Signal Level RS422_TX- ±9V RS422_TX+...
  • Page 36: Spi Flash Programming Port (Cn16)

    COM Port 1 RS-485 Pin Name Signal Type Signal Level RS485_D- IN/OUT ±9V RS485_D+ IN/OUT ±9V Note: COM 1 RS-232/422/485 can be set by BIOS setting. Default is RS-232. Note: Pin 8 function can be set by BOM. 2.4.14 SPI Flash Programming Port (CN16) Pin Name Signal Type Signal Level...
  • Page 37: Lvds/Edp Connector (Cn17)

    2.4.15 LVDS/eDP Connector (CN17) Pin Name Signal Type Signal Level LVD1_CB_3_DP DIFF LVD1_CB_3_DN DIFF LVD1_CB_CLKP DIFF LVD1_CB_CLKN DIFF LVD1_CB_2_DP DIFF LVD1_CB_2_DN DIFF LVD1_CB_1_DP DIFF LVD1_CB_1_DN DIFF LVD1_CB_0_DP DIFF LVD1_CB_0_DN DIFF +V3P3S +3.3V LVD1_DDC_CLK/ DDI0_HPD Signal LVD1_BKLTEN/DDI0_BKLTEN Signal LVD1_DDC_DATA Signal LVD1_BKLCTL/DDI0_BKLTCTL Signal LVD1_CA_CLKP/ DDI0_AUX_DP DIFF...
  • Page 38: Com Port 2 (Cn18)

    Pin Name Signal Type Signal Level LVD1_CA_3_DN/DDI0_LANE3_DN DIFF LVD1_CA_0_DP/DDI0_LANE0_DP DIFF LVD1_CA_0_DN/DDI0_LANE0_DN DIFF LVD1_CA_1_DP/DDI0_LANE1_DP DIFF LVD1_CA_1_DN/DDI0_LANE1_DN DIFF LVD1_CA_2_DP/DDI0_LANE2_DP DIFF LVD1_CA_2_DN/DDI0_LANE2_DN DIFF +VDD +3.3V +VDD +3.3V +VDD +3.3V Note: The driving current of +VCC_EDP_BKLT supports up to 1.2A. Note: The driving current of +VDD supports up to 1A. 2.4.16 COM Port 2 (CN18) COM Port 2 RS-232 (Default)
  • Page 39 COM Port 2 RS-232 (Default) Pin Name Signal Type Signal Level RTS1 ±9V ±9V CTS1 DTR1 ±9V RI1/ +5V/ +12V IN/ PWR +5V/+12V COM Port 2 RS-422 Pin Name Signal Type Signal Level RS422_TX- ±9V RS422_TX+ ±9V RS422_RX+ RS422_RX- COM Port 2 RS-485 Pin Name Signal Type Signal Level...
  • Page 40: 2280 M-Key (Cn19)

    Note: COM 2 RS-232/422/485 can be set by BIOS setting. Default is RS-232. Note: Pin 8 function can be set by BOM. 2.4.17 M.2 2280 M-Key (CN19) Pin Name Signal Type Signal Level +V3P3S +3.3V +V3P3S +3.3V PCIE_12_RXN DIFF CARD_PWR_OFF_N PCIE_12_RXP DIFF PCH_SATA_LED_N...
  • Page 41 Pin Name Signal Type Signal Level PCIE_11_RXP DIFF KEYM_SSD_VIO PCIE_11_TXN DIFF PCIE_11_TXP DIFF PCIE_10_RXN DIFF PCIE_10_RXP DIFF PCIE_10_TXN DIFF PCIE_10_TXP DIFF PCIE_9_RXN/ DIFF SATA_1_RXP PCIE_9_RXP/ DIFF SATA_1_RXN PCIE_9_TXN/ DIFF SATA_1_TXN PCIE_9_TXP/ DIFF Chapter 2 – Hardware Information...
  • Page 42: Dual Rj-45 Lan Port (Cn20)

    Pin Name Signal Type Signal Level SATA_1_TXP BUF_PLT_RST# M2M_CLKREQ# PCIE_5_CLK_DN DIFF PCIE_WAKE# PCIE_5_CLK_DP DIFF SUS_CLK KEYM_DET +V3P3S +3.3V +V3P3S +3.3V +V3P3S +3.3V 2.4.18 Dual RJ-45 LAN Port (CN20) Pin Name Signal Type Signal Level LAN1_MDI0_P DIFF LAN1_MDI0_N DIFF LAN1_MDI1_P DIFF LAN1_MDI1_N DIFF LAN1_MDI2_P...
  • Page 43: Hdmi Port (Cn21)

    Pin Name Signal Type Signal Level LAN2_MDI0_N DIFF LAN2_MDI1_P DIFF LAN2_MDI1_N DIFF LAN2_MDI2_P DIFF LAN2_MDI2_N DIFF LAN2_MDI3_P DIFF LAN2_MDI3_N DIFF Note: Left port: Intel® Ethernet Controller I226-V. Note: Right port: Intel® Ethernet Connection I219-LM. 2.4.19 HDMI Port (CN21) Pin Name Signal Type Signal Level HDMI_TX2+...
  • Page 44: Port 80 Debug Port/Smbus/I2C (Cn22)

    Pin Name Signal Type Signal Level HDMI_TX0- DIFF HDMI_CLK+ DIFF HDMI_CLK- DIFF DDC_CLK IN/OUT DDC_DATA IN/OUT +V5S HDMI_HPD 2.4.20 Port 80 Debug Port/SMBus/I2C (CN22) Pin Name Signal Type Signal Level ESPI_IO0 IN/OUT +1.8V IN/OUT ESPI_IO1 +1.8V IN/OUT ESPI_IO2 +1.8V IN/OUT ESPI_IO3 +1.8V +V3P3S...
  • Page 45: Rtc Battery Connector (Cn24)

    Pin Name Signal Type Signal Level SMB_CLK/ I2C_CLK +3.3V SMB_ALERT/ +3.3V INT_SERIRQ 2.4.21 RTC Battery Connector (CN24) Pin Name Signal Type Signal Level +3.3V +3.3V 2.4.22 Dual USB 3.2 Port (CN30) Pin Name Signal Type Signal Level +5VSB USB2_1_DN DIFF USB2_1_DP DIFF Chapter 2 –...
  • Page 46: Terminal Block Dc Input Connector (Cn36)

    Pin Name Signal Type Signal Level USB3_1_RXN DIFF USB3_1_RXP DIFF USB3_1_TXN DIFF USB3_1_TXP DIFF +5VSB USB2_2_DN DIFF USB2_2_DP DIFF USB3_2_RXN DIFF USB3_2_RXP DIFF USB3_2_TXN DIFF USB3_2_TXP DIFF Note: The driving current of +5VSB supports up to 0.9A/Port. 2.4.23 Terminal Block DC Input Connector (CN36) Pin Name Signal Type Signal Level...
  • Page 47: Usb 2.0 Port 1/Port 2 (Cn38)

    2.4.24 USB 2.0 Port 1/Port 2 (CN38) Pin Name Signal Type Signal Level +5VSB +5VSB USB2_5_DN DIFF USB2_6_DN DIFF USB2_5_DP DIFF USB2_6_DP DIFF Note: The driving current of +5VSB supports up to 0.5A/Port. Chapter 2 – Hardware Information...
  • Page 48: Thermal Assembly Options

    Thermal Assembly Options 2.5.1 Fan Assembly Fan Part Number: PICO-RAP4-FAN01. SCREW S:M 3x5L (PICO-RAP4-FAN01 ACCESSORIES) PICO-RAP4-FAN01 COPPER STUD: M 3x10+6m m (PICO-RAP4-FAN01 ACCESSORIES) PICO-RAP4 M 3.0(INTERNAL THREAD) CHASSIS(END USER) Chapter 2 – Hardware Information...
  • Page 49: Heatspreader Assembly

    2.5.2 Heatspreader Assembly Heatspreader Part Number: PICO-RAP4-HSP01. SCREW S:M 3x5L (PICO-RAP4-HSP01 ACCESSORIES) PICO-RAP4 COPPER STUD:M 3x10+6m m (PICO-RAP4-HSP01 ACCESSORIES) PICO-RAP4-HSP01 Before installing heat spreader M 3(INTERNAL THREAD) please apply therm al grease at this area. CHASSIS(END USER) Chapter 2 – Hardware Information...
  • Page 50: Chapter 3 - Ami Bios Setup

    Chapter 3 Chapter 3 - AMI BIOS Setup...
  • Page 51: System Test And Initialization

    System Test and Initialization These routines test and initialize board hardware. If the routines encounter an error during the tests, you will either hear a few short beeps or see an error message on the screen. There are two kinds of errors: fatal and non-fatal. The system can usually continue the boot up sequence with non-fatal errors.
  • Page 52: Ami Bios Setup

    AMI BIOS Setup AMI BIOS ROM has a built-in Setup program that allows users to modify the basic system configuration. This type of information is stored in battery-backed CMOS RAM and BIOS NVRAM so that it retains the Setup information when the power is turned off. Entering Setup Power on the computer and press <Del>or <ESC>...
  • Page 53: Setup Submenu: Main

    Setup Submenu: Main Chapter 3 – AMI BIOS Setup...
  • Page 54: Setup Submenu: Advanced

    Setup Submenu: Advanced Chapter 3 – AMI BIOS Setup...
  • Page 55: Cpu Configuration

    3.4.1 CPU Configuration Options Summary Intel (VMX) Virtualization Disabled Technology Enabled Optimal Default, Failsafe Default When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology. Hyper-Threading Disabled Enabled Optimal Default, Failsafe Default Enable or Disable Hyper-Threading Technology. Intel(R) SpeedStep(tm) Disabled Enabled...
  • Page 56: Pch-Fw Configuration

    Options Summary C states Disabled Enabled Optimal Default, Failsafe Default Enable/Disable CPU Power Management. Allows CPU to go to C states when it’s not 100% utilized 3.4.2 PCH-FW Configuration Chapter 3 – AMI BIOS Setup...
  • Page 57: Firmware Update Configuration

    3.4.3 Firmware Update Configuration Options Summary Me FW Image Re-Flash Enabled Disabled Optimal Default, Failsafe Default Enable/Disable Me FW Image Re-Flash function. FW Update Disabled Enabled Optimal Default, Failsafe Default Enable/Disable ME FW Update function. Chapter 3 – AMI BIOS Setup...
  • Page 58: Ptt Configuration

    3.4.4 PTT Configuration Options Summary TPM Device Selection dTPM Optimal Default, Failsafe Default Selects TPM device: PTT or discrete TPM. PTT - enables PTT in SkuMgr dTPM - disables PTT is SkuMgr. Warning: PTT/dTPM will be disabled and all data saved on it will be lost. Chapter 3 –...
  • Page 59: Trusted Computing

    3.4.5 Trusted Computing Options Summary Security Device Support Enable Optimal Default, Failsafe Default Disable Enables or Disables BIOS support for security device. O.S. will not show Security Device. TCG EFI protocol and INT1A interface will not be available. SHA256 PCR Bank Enabled Optimal Default, Failsafe Default Disabled...
  • Page 60 Options Summary Platform Hierarchy Enabled Optimal Default, Failsafe Default Disabled Enable or Disable Platform Hierarchy Storage Hierarchy Enabled Optimal Default, Failsafe Default Disabled Enable or Disable Storage Hierarchy Endorsement Hierarchy Enabled Optimal Default, Failsafe Default Disabled Enable or Disable Endorsement Hierarchy Physical Presence Spec Optimal Default, Failsafe Default Version...
  • Page 61: Sata Configuration

    3.4.6 SATA Configuration Options Summary SATA Controller(s) Enabled Optimal Default, Failsafe Default Disabled Enable/Disable SATA Device. mSATA (CN6) Enabled Optimal Default, Failsafe Default Disabled Enable or Disable SATA Port. SATA Port 1 (CN2) Enabled Optimal Default, Failsafe Default Disabled Enable or Disable SATA Port. Hot Plug Disabled Optimal Default, Failsafe Default...
  • Page 62: Nvme Configuration

    3.4.7 NVMe Configuration Chapter 3 – AMI BIOS Setup...
  • Page 63: Hardware Monitor

    3.4.8 Hardware Monitor Options Summary Disable Smart Fan Enable Optimal Default, Failsafe Default Enables or Disables Smart Fan. Chapter 3 – AMI BIOS Setup...
  • Page 64: Smart Fan Mode Configuration

    3.4.8.1 Smart Fan Mode Configuration Options Summary Fan 1 Smart Fan Control Manual Duty Mode Auto Duty-Cycle Mode Optimal Default, Failsafe Default Smart Fan Mode Select. Temperature Source CPU Temperature System Temperature System Temperature 2 Optimal Default, Failsafe Default Select the monitored temperature source for this fan. Temperature 1 Duty Cycle 1 Auto fan speed control.
  • Page 65: Sio Configuration

    3.4.9 SIO Configuration Chapter 3 – AMI BIOS Setup...
  • Page 66: Serial Port 1 Configuration

    3.4.9.1 Serial Port 1 Configuration Options Summary Use This Device Disable Enable Optimal Default, Failsafe Default Enable or Disable this Logical Device. Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=3F8h; IRQ=4 IO=2F8h; IRQ=3 Allows user to change Device's Resource settings. New settings will be reflected on This Setup Page after System restarts.
  • Page 67: Serial Port 2 Configuration

    3.4.9.2 Serial Port 2 Configuration Options Summary Use This Device Disable Enable Optimal Default, Failsafe Default Enable or Disable this Logical Device. Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=3F8h; IRQ=4 IO=2F8h; IRQ=3 Allows user to change Device's Resource settings. New settings will be reflected on This Setup Page after System restarts.
  • Page 68: Serial Port Console Redirection

    3.4.10 Serial Port Console Redirection Options Summary Console Redirection Disabled Optimal Default, Failsafe Default Enabled Console Redirection Enable or Disable. Console Redirection EMS Disabled Optimal Default, Failsafe Default Enabled Console Redirection Enable or Disable. Chapter 3 – AMI BIOS Setup...
  • Page 69: Legacy Console Redirection Settings

    3.4.11 Legacy Console Redirection Settings Options Summary Redirection COM Port COM0 Optimal Default, Failsafe Default COM1(Pci Bus0, Dev0, Func0) (Disabled) Select a COM Port to display redirection of Legacy OS and Legacy OPROM message. Resolution 80x24 Optimal Default, Failsafe Default 80x25 On Legacy OS, the number of Rows and Columns supported redirection.
  • Page 70: Gpio Port Configuration

    3.4.12 GPIO Port Configuration Options Summary GPIO Port* Output Input Set GPIO as Input or Output. Output Level High Set output level when GPIO pin is output. Chapter 3 – AMI BIOS Setup...
  • Page 71: Power Management

    3.4.13 Power Management Options Summary Power Mode ATX Type Optimal Default, Failsafe Default AT Type Select power supply mode. Restore AC Power Loss Last State Optimal Default, Failsafe Default Always On Always Off Select power state when power is re-applied after a power failure. RTC wake system from S5 Disable Optimal Default, Failsafe Default...
  • Page 72: Aaeon Smart Boost

    3.4.14 AAEON Smart Boost Options Summary AAEON Smart Boost Smart Boost Optimal Default, Failsafe Default Maximum Performance Good Stability Disable Control AAEON Smart Boost feature. Chapter 3 – AMI BIOS Setup...
  • Page 73: Aaeon Bios Robot

    3.4.15 AAEON BIOS Robot Options Summary Sends watch dog before Disabled Optimal Default, Failsafe Default BIOS POST Enabled Enabled - Robot set Watch Dog Timer (WDT) right after power on, before BIOS start POST process. Then Robot will clear WDT on completion of POST. WDT will reset system automatically if it is not cleared before its timer counts down to zero.
  • Page 74 Options Summary Enabled - Robot set Watch Dog Timer (WDT) after POST completion, before BIOS transfer control to OS. WARNING: Before enabling this function, a program in OS must be in responsible for clearing WDT. Also, this function should be disabled if OS is going to update itself.
  • Page 75: Setup Submenu: Chipset

    Setup Submenu: Chipset Chapter 3 – AMI BIOS Setup...
  • Page 76: System Agent (Sa) Configuration

    3.5.1 System Agent (SA) Configuration Options Summary VT-d Disabled Optimal Default, Failsafe Default Enabled VT-d capability. Chapter 3 – AMI BIOS Setup...
  • Page 77: Memory Configuration

    3.5.2 Memory Configuration Chapter 3 – AMI BIOS Setup...
  • Page 78: Lvds Panel Configuration

    3.5.3 LVDS Panel Configuration Options Summary LVDS Disabled Enabled Optimal Default, Failsafe Default Enable/Disabled this panel. LVDS Panel Type 640X480@60HZ 800X480@60HZ 800X600@60HZ 1024X600@60HZ 1024X768@60HZ Optimal Default, Failsafe Default 1280X768@60HZ 1280X800@60HZ 1280X1024@60HZ 1366X768@60HZ 1440X900@60HZ 1600X1200@60HZ 1920X1080@60HZ Chapter 3 – AMI BIOS Setup...
  • Page 79 Options Summary 1920X1200@60HZ Select LCD panel used by Internal Graphics Device by selecting the appropriate setup item. Panel Mode Single channel Optimal Default, Failsafe Default (18\24-Bit) Dual channel (36/48-Bit) Panel mode selection for single channel and dual channel Color Depth 18-bit (VESA and JEIA) Optimal Default, Failsafe Default 24-bit (VESA)
  • Page 80 Options Summary 250mV 300mV Optimal Default, Failsafe Default 350mV 400mV 450mV Select Swing Level Center Spreading Depth no spreading Optimal Default, Failsafe Default 0.5% 1.0% 1.5% 2.0% 2.5% Select Center Spreading Depth Chapter 3 – AMI BIOS Setup...
  • Page 81: Pch-Io Configuration

    3.5.4 PCH-IO Configuration Options Summary HD Audio Disabled Enabled Optimal Default, Failsafe Default Control Detection of the HD-Audio device. Disabled = HDA will be unconditionally disabled. Enabled = HDA will be unconditionally enabled. MiniCard Slot Function SATA Optimal Default, Failsafe Default PCIe Select function enabled for minicard slot (CN6).
  • Page 82: Setup Submenu: Security

    Setup Submenu: Security Change User/Supervisor Password You can install a Supervisor password, and if you install a supervisor password, you can then install a user password. A user password does not provide access to many of the features in the Setup utility. If you highlight these items and press Enter, a dialog box appears which lets you enter a password.
  • Page 83: Secure Boot

    3.6.1 Secure Boot Options Summary Secure Boot Disabled Optimal Default, Failsafe Default Enabled Secure Boot feature is Active if Secure Boot is Enabled, Platform Key (PK) is enrolled and the System is in User mode. The mode change requires platform reset Secure Boot Mode Custom Optimal Default, Failsafe Default...
  • Page 84: Key Management

    3.6.2 Key Management Options Summary Factory Key Provision Disabled Optimal Default, Failsafe Default Enabled Secure Boot feature is Active if Secure Boot is Enabled, Platform Key (PK) is enrolled and the System is in User mode. The mode change requires platform reset. Restore Factory Keys Force System to User Mode.
  • Page 85 Options Summary Device Guard ready system must not list 'Microsoft UEFI CA' Certificate in Authorized Signature database (db). Restore DB defaults Restore DB variable to factory defaults. Platform Key (PK) Details Export Update Delete Key Exchange Keys Details Export Update Append Delete Authorized Signatures...
  • Page 86: Setup Submenu: Boot

    Setup Submenu: Boot Options Summary Quiet Boot Disabled Enabled Optimal Default, Failsafe Default Enable or Disable Quiet Boot option. UEFI PXE Support Disabled Optimal Default, Failsafe Default Enabled Enable/Disable UEFI Network Stack. FIXED BOOT ORDER Priorities Sets the system boot order. Chapter 3 –...
  • Page 87: Bbs Priorities

    3.7.1 BBS Priorities Chapter 3 – AMI BIOS Setup...
  • Page 88: Setup Submenu: Save & Exit

    Setup Submenu: Save & Exit Options Summary Save Changes and Reset Reset the system after saving the changes. Discard Changes and Exit Exit system setup without saving any changes. Restore Defaults Restore/Load Default values for all the setup options. Chapter 3 – AMI BIOS Setup...
  • Page 89: Setup Submenu: Firmware Update

    Setup Submenu: Firmware Update Options Summary Select Image file Select Image file for Firmware Update. Update Image Update selected firmware file to update. Chapter 3 – AMI BIOS Setup...
  • Page 90: 3.10 Setup Submenu: Mebx

    3.10 Setup Submenu: MEBx Chapter 3 – AMI BIOS Setup...
  • Page 91: Intel® Amt Configuration

    3.10.1 Intel® AMT Configuration Options Summary Password Policy Default Password Only During Setup and Configuration Anytime Optimal Default, Failsafe Default Network Access State Network Active Network Inactive Optimal Default, Failsafe Default Full Unprovision Changes network state of ME. When disabling, it will also clear some other settings. Chapter 3 –...
  • Page 92: Redirection Features

    3.10.2 Redirection features Options Summary Disabled Enabled Optimal Default, Failsafe Default Enable FW SOL Interface. Storage Redirection Disabled Enabled Optimal Default, Failsafe Default Enable FW Remote – Storage Redirection. KVM Features Selection Disabled Enabled Optimal Default, Failsafe Default Enable FW KVM Feature. Chapter 3 –...
  • Page 93: User Consent

    3.10.3 User Consent Options Summary User Opt-in None Optimal Default, Failsafe Default Configure When User Consent Should be Required. Opt-in Configurable from Disabled Remote IT Enabled Optimal Default, Failsafe Default Enable/Disable Remote Change Capability of User Consent Feature. Chapter 3 – AMI BIOS Setup...
  • Page 94: Power Control

    3.10.4 Power Control Options Summary ME ON in Host Sleep States Mobile: ON in S0 Optimal Default, Failsafe Default Mobile: ON in S0, ME Wake in S3, S4-5(AC only) Idle Timeout Timeout Value (1-65536). Chapter 3 – AMI BIOS Setup...
  • Page 95: Chapter 4 - Driver Installation

    Chapter 4 Chapter 4 – Driver Installation...
  • Page 96: Driver Download/Installation

    Driver Download/Installation Drivers for the PICO-RAP4 can be downloaded from the product page on the AAEON website by following this link: https://www.aaeon.com/en/ Download the driver(s) you need and follow the steps below to install them. Chipset Driver Open the folder where you unzipped the Chipset Drivers.
  • Page 97 Install Audio Drivers Note: Ensure Intel Smart Sound Driver (RPL_v10.29.00.8102) is installed before the Realtek Audio driver (Realtek Audio 6.0.9034.2) Install Intel Smart Sound Driver Open the Audio (RPL_v10.29.00.8102) folder Follow the setup information within the file to manually install driver. Install Realtek Audio Driver Open the Intel Smart Sound Driver (Realtek Audio 6.0.9034.2) folder Run the Setup.exe file in the folder...
  • Page 98: Appendix A - Mating Connectors

    Appendix A Appendix A – Mating Connectors...
  • Page 99: List Of Mating Connectors And Cables

    List of Mating Connectors and Cables The following table lists mating connectors and available cables. Mating Connector Connector Available AAEON Function Cable Cable P/N Label Vendor Model no SATA Power SATA Power Molex 51021-0200 170X000322 Cable SATA Molex 887505318 SATA Cable 1709070500 DC Jack Power HUANG Power...
  • Page 100: Appendix B - I/O Information

    Appendix B Appendix B - I/O Information...
  • Page 101: I/O Address Map

    I/O Address Map Appendix B - I/O Information...
  • Page 102 Appendix B - I/O Information...
  • Page 103 IRQ Mapping Chart Appendix B - I/O Information...
  • Page 104 Appendix B - I/O Information...
  • Page 105 Large Memory Map Appendix B - I/O Information...
  • Page 106 Memory Address Map Appendix B - I/O Information...
  • Page 107 Appendix B - I/O Information...

Table of Contents