Download
Share
Print this page
Advantech AIW-356 DQ-N01 User Manual
  1. Manuals
  2. Brands
  3. Advantech Manuals
  4. Wireless modules
  5. AIW-356 DQ-N01
  6. User manual
Advantech AIW-356 DQ-N01 User Manual

Advantech AIW-356 DQ-N01 User Manual

Hide thumbs

Advertisement

Quick Links

Download this manual
AIW-356 DQ-N01
User Manual

Advertisement

loading
Need help?

Need help?

Do you have a question about the AIW-356 DQ-N01 and is the answer not in the manual?

Questions and answers

Related Manuals for Advantech AIW-356 DQ-N01

Summary of Contents for Advantech AIW-356 DQ-N01

  • Page 1 AIW-356 DQ-N01 User Manual...
  • Page 2 Applicability Type AIW PN Description 5G communication module with M.2 interface for AIW-356 DQ-N01 FM160-NA-01 China, USB only for data transmission...
  • Page 3 Revision History Version Date Description First issue V1.0.0 2024-01-07 Supporting band 14 V1.0.1 2024-07-18...
  • Page 4 1.1 Introduction The document describes the electrical characteristics, RF performance, dimensions and application environment, etc. of AIW-356 DQ-N01 (hereinafter referred to as AIW-356). With the assistance of the document and other instructions, the developers can quickly understand the hardware functions of AIW-356 DQ-N01 modules and develop products.
  • Page 5 Overview 2.1 Introduction AIW-356 DQ-N01 is a highly integrated 5G wireless communication module which uses M.2 form factor interface. It supports 5G NR SUB6/LTE FDD/LTE TDD/WCDMA systems and can be applied to most cellular networks of mobile operators in the world.
  • Page 6 Mode AIW-356 DQ-N01 DL peak rate 1.6Gbps (CAT19) UL peak rate 211Mbps (CAT18) Support RF bandwidth 1.4MHz–20MHz Support 3GPP R15, DL 256-QAM, UL 256-QAM Support max 5DLCA,DL 4×4 MIMO UL peak rate 900 Mbps DL peak rate 2.47 Gbps NR SA Support DL 256-QAM, UL 256-QAM Support RF bandwidth 5 MHz–100 MHz...

  • Page 7: Product Specification

    2.2.2. Product Specification Mode AIW-356 DQ-N01 Specification Qualcomm SDX62, 4nm process, ARM Cortex-A7, up to 1.8 GHz Memory 4Gb LPDDRX4+4Gb NAND Flash Supported OS Linux / Android / Windows Class 3 (23dBm±1.5dB) for LTE Power Level Class 3 (23dBm±1.5dB) for NR Sub6 bands Class 2 (26dBm±1.5dB) for B41, n41, n77 bands...
  • Page 8 Interface DPR(Dynamic Power Reduction) Function Interface Antenna tuner interface Software Protocol Stack IPV4/IPV6 AT commands 3GPP TS 27.007 and 27.005 Firmware update USB/PCIe Multiple Carrier Other features AGNSS Table 2-4 Product Specification Note: When temperature keeps in the range of –30 to 75°C, module can work normally. Module performance meets the 3GPP specifications.

  • Page 9: Application Framework

    2.3 Application Framework The peripheral applications for AIW-356 DQ-N01 module are shown in Figure 2-1: Figure 2-1 Application framework...

  • Page 10: Hardware Block Diagram

    2.4 Hardware Block Diagram The hardware block diagram in Figure 2-2 shows the main hardware functions of AIW-356 DQ-N01 module, including baseband and RF functions. ⚫ Baseband functions contain: ➢ UMTS/LTE/NR Controller ➢ ➢ NAND/LPDDR RAM ➢ Application Interface ⚫ RF functions contain: ➢...
  • Page 11 Figure 2-2 Hardware block diagram...

  • Page 12: Antenna Configuration

    2.5 Antenna Configuration AIW-356 DQ-N01 module supports four antennas and the configuration is shown in the following table: Frequency Antenna Function Band Configuration Band Configuration Range Connector Description (TX) (RX) (MHz) Main TX LTE: B2/4/30/66/41/48 LTE: B2/4/30/66/41/48 617-960 1427-2690 3300-4200...

  • Page 13: Application Interfaces

    Application Interfaces 3.1. M.2 Interfaces...
  • Page 14 3.1.1. Pin Map Pin No. AIW-356 DQ-N01 Pin No. CONFIG_2 FORCE_USB_BOOT(1.8V) CONFIG_1 SIM1 Detect (1.8V) RESET#(3.3V/1.8V) COEX1 (1.8V) ANTCTL3 (1.8V) COEX2 (1.8V) ANTCTL2 (1.8V) ANTCTL1 (1.8V) RFFE_SDATA(1.8V) RFFE_SCLK(1.8V) PEWAKE# (3.3/1.8V) REFCLKP CLKREQ# (3.3/1.8V) REFCLKN PERST# (3.3/1.8V) UIM2_PWR PERp0 UIM2_RESET PERn0...
  • Page 15 Figure 3-1 Pin map Note: The AIW-356 DQ-N01 module applies standard M.2 Key-B interface, with a total of 75 pins. Pin “Notch” represents the gap of the gold fingers. For the location of other pins, refer to Figure 6-1 Structural dimensions.

  • Page 16: Pin Definition

    3.1.2. Pin Definition Reset Pin Pin Name Description Type Value NC, AIW-356 DQ-N01 M.2 module is configured as the WWAN – PCIe CONFIG_3 with the USB_SS interface type Power Power input Supply Power Supply Power Power input Supply Power Supply...
  • Page 17 Type Value Notch Notch Notch Notch I2S_CLK I2S Serial clock 1.8V NC, AIW-356 DQ-N01 M.2 module is configured as the WWAN – PCIe CONFIG_0 with the USB_SS interface type I2S_RX I2S Serial receive data 1.8V WOWWAN# Wake up host 1.8V...
  • Page 18 Reset Pin Pin Name Description Type Value Negative end of USB super USB_SS-RX - speed data receiving 1.8V/ UIM1_PWR SIM card 1 power supply, 3V/1.8V Positive end of USB super speed receive USB_SS-RX+ 1.8V data plus Power Supply SIM card 2 detection, internally pulled up through 390KΩ...
  • Page 19 Reset Pin Name Description Type Value Device requests a PCIe reference clock to transmit data. It is also used by L1 power management 3.3V/ CLKREQ# status mechanism. Host or device 1.8V initiates an L1 exit. Active low, an external pull-up resistor must be reserved.
  • Page 20 Reset Pin Pin Name Description Type Value ANTCTL1 Tunable antenna control bit 1 1.8V BT-SIG based module public network RF and WiFi/BT wireless COEX_2 coexistence management. This 1.8V function is used specifically for UART receiving. ANTCTL2 Tunable antenna control bit 2 1.8V BT-SIG based module public network RF and WiFi/BT wireless...
  • Page 21 Reset Pin Pin Name Description Type Value Module reset, pulled up through 3.3V/ RESET# 1.8V 390KΩ internal resistor, active low. After the pin is pulled up to 1.8V during power-on, the module will enter the USB download mode. The pin is used for FORCE_USB_BOOT I updating the software of module.
  • Page 22 Reset Value: The initial status after module reset, not the status when working. H: High Level L: Low Level PD: Pull-Down PU: Pull-Up T: Tri-state, high resistance OD: Open Drain PI: Power Input PO: Power Output Note: The unused pins can be left floating. All interfaces that support 3.3V voltage are based on the input voltage of +3.3V power supply.

  • Page 23: Power Supply

    Table 3-2 AIW-356 DQ-N01 module power interface 3.2.1. Power Supply The AIW-356 DQ-N01 module should be powered through the VCC pins, with the continuous current ability greater than 2.5A, and the power supply design is shown in Figure 3-2: Figure 3-2 Power supply design...
  • Page 24 Table 3-3 Filter capacitor design for power supply A stable power supply ensures the normal operation of AIW-356 DQ-N01 module. Make sure that the ripple of the power supply less than 300mV in design. Ensure the power source voltage should be not lower than 3.135V when in MAX consumption mode, otherwise the...

  • Page 25: Logic Level

    Table 3-4 Definition of 1.8V logic level Parameter Minimum Typical Maximum Unit 3.3V logic level 3.135 3.465 -0.3 Table 3-5 Definition of 3.3V logic level 3.2.3. Power Consumption The following table lists power consumption data of the AIW-356 DQ-N01 module under 3.8V power supply.
  • Page 26 Typical State Mode Condition Current/mA I off Power off Power supply, module power-off 0.111 LTE FDD DPC (Default Paging Cycle) =#128 47.6 LTE TDD DPC (Default Paging Cycle) =#128 47.8 (USB IDLE Disconnection.) Long DRX (ms10) 53.5 Radio Off AT+CFUN=0 44.8 LTE FDD DPC (Default Paging Cycle) =#128...
  • Page 27 Typical State Mode Condition Current/mA n2 23dBm n5 23dBm n12 23dBm n14 23dBm NR FDD n25 23dBm 10M Inner FRB n30 22dBm 1100 n66 23dBm n70 23dBm n71 23dBm NR TDD 40M SA-RMS n48 21dBm Inner FRB n41 26dBm NR TDD n77 26dBm 100M Inner FRB n78 26dBm...
  • Page 28 Note: 1. The data above is an average value of the test results conducted on some samples at 25°C temperature. 2. The LTE power consumption data is a test result conducted on 10MHz 1RB. 3. The NR power consumption data is a test result conducted on DFT-s-OFDM/QPSK, Inner Full RB.

  • Page 29: Control Signals

    3.3. Control Signals The AIW-356 DQ-N01 module provides two control signals for power-on/off and reset operations, the pins are defined in the following table: Reset Pin Pin Name Description Type Value Module power-on/off control Pulled up through internal 3.3V/ 390KΩ resistor FULL_CARD_POWER_OFF# 1.8V...

  • Page 30: Power-On Timing

    3.3.1. Module Power-on 3.3.1.1. Power-on Circuit When the FCPO# (FULL_CARD_POWER_OFF#) pin and reset (RESET#) pin are floating or connect to an external 3.3V/1.8V, the module will boot up. When AP (Application Processor) controls the module start-up, it is recommended that the FULL_CARD_POWER_OFF# and RESET# GPIO port should use a port with low level for reset or internal pull down and the external pull-down resistance should be reserved.

  • Page 31: Module Power-Off

    Index Min. Recommended Max. Remarks Delay time of FCPO# relative to power ready(3.135V) t pr Delay time of RESET# signal relative to FCPO# t on1 signal Delay time of PERST# signal relative to FCPO# signal, PERST# must always be the last signal to pull t on2 50ms 100ms...
  • Page 32 Figure 3-6 Recommended power-off timing Index Min. Recommended Max. Comment Pull-down delay time of RESET# signal relative to 16ms 20ms off1 PERST# signal Pull-down delay time of FCPO# signal relative to t on1 RESET# signal +3.8V power supply off delay time. If power supply is t pd 10ms 100ms...

  • Page 33: Module Reset

    3.3.3. Module Reset The AIW-356 DQ-N01 module can reset to its initial status by pulling down the RESET# signal for more than 30ms (50ms is recommended), and module will restart after RESET# signal is released. The recommended circuit design is shown in the Figure 3-7:...
  • Page 34 Figure 3-9 Reset timing 2 Index Min. Recommended Max. Remarks Pull-down delay time of RESET# signal relative to PERST#. 16ms 20ms off1 For details, refer to section 3.3.2 Pull-down delay time of FCPO# signal relative to RESET#. off2 For details, refer to section 3.3.2 Power-off time must be not less than 500ms to ensure the 500ms...

  • Page 35: Usb Interface Definition

    3.4. USB Interfaces AIW-356 DQ-N01 module supports USB2.0 and is compatible with USB High-Speed (480 Mbit/s) and USB Full-Speed (12 Mbit/s). At the same time, AIW-356 DQ-N01 also supports USB_3.1 Gen2 10Gbit/s to achieve ultra-high-speed data transmission, which is used to meet the high-speed transmission requirements of 5G mobile networks.
  • Page 36 3.4.2. USB2.0 Interface Application The reference circuit is shown in Figure 3-10: Figure 3-10 Reference circuit for USB 2.0 interface USB_D- and USB_D+ are high speed differential signal lines with the maximum transfer rate of 480 Mbit/s. The following rules shall be followed carefully in the case of PCB layout: USB_D- and USB_D+ signal lines should have the differential impedance of 90±10Ω.

  • Page 37: Usim Interfaces

    The two pairs differential signal lines should be routed on the layer that is closest to the ground layer, and protected with GND vertically and horizontally. 3.5. USIM Interfaces The AIW-356 DQ-N01 module supports dual USIM card interfaces and single standby. The SIM card interfaces support 1.8V and 3V SIM cards.
  • Page 38 3.5.1. USIM1 Pins The USIM1 pins are listed in the following table: Pin Name Reset Value Description Type UIM1_PWR USIM1 power supply 1.8V/3V UIM1_RESET USIM1 reset 1.8V/3V UIM1_CLK USIM1 clock 1.8V/3V USIM1 data, internally pulled up UIM1_DATA 1.8V/3V (20KΩ) USIM1 card detection, internally pulled up (390KΩ).
  • Page 39 3.5.3. USIM Interface Circuit 3.5.3.1. N.C. SIM Card Slot The reference circuit design for N.C. (Normally Closed) SIM card slot is shown in Figure 3-12: Figure 3-12 Reference circuit for N.C. SIM card slot The principles of the N.C.SIM card slot are described as follows: ⚫...

  • Page 40: Sim Card Slot

    SIM_DETECT pin is at high level. 3.5.4. USIM Hot Plug The AIW-356 DQ-N01 module supports the SIM card hot plug function, and determines whether the SIM card is inserted or removed by detecting the SIM_DETECT pin state of the SIM card slot.
  • Page 41 AT Command Hot-plug Detection Function Description By default, the SIM card hot plug detection function is enabled. AT+MSMPD=1 Enable The module can detect whether the SIM card is inserted or not through the SIM_DETECT pin state. The SIM card hot plug detect function is disabled. AT+MSMPD=0 Disable The module reads the SIM card when starting up, without detecting...

  • Page 42: Status Indicators

    3.6. Status Indicators The AIW-356 DQ-N01 module provides two signals to indicate the operating status of the module, and the status indicator pins are shown in the following table: Pin Name Reset Value Pin Description Type System status LED, open drain LED1# output.
  • Page 43 Note: Module's internal LED pin driver current < 10mA. The resistance of LED current-limiting resistor is selected according to the driving voltage and the driving current. 3.6.2. WOWWAN# Signal The WOWWAN# signal is used to wake up the Host (AP) when a data request is received. The definition of WOWWAN# signal is as follows: Operating Mode WOWWAN# Signal...
  • Page 44 3.7. Interrupt Controls AIW-356 DQ-N01 module provides 3 interrupt signals, and the pin definition is as follows: Pin Pin Name Reset Value Pin Description Type Disable flight mode of the W_DISABLE1# 1.8V/3.3V WWAN module. Active low. Dynamic power control for SAR interrupt detection, 1.8V/3.3V...
  • Page 45 3.7.2. BODYSAR AIW-356 DQ-N01 module supports Body SAR function by detecting the DPR pin. The voltage level of DPR is high by default. When the AP detects closing body through SAR sensor (distance sensor), the AP pulls down the DPR signal. In this case, the module lowers down its transmitting power to its preset threshold value, thus reducing the RF radiation on the human body.

  • Page 46: Interface Type

    3.9. M.2 Interface Type The AIW-356 DQ-N01 module provides 4 configuration pins, they are output pins, and used to read the high/low level for the host system and detect the type of the module inserted into the host system M.2 slot. If the host system does not need to detect the module type and function, these 4 pins can be left floating.
  • Page 47 4.1. RF Interface 4.1.1. RF Interface Functionality AIW-356 DQ-N01 module supports four RF connectors used for external antenna connection. As shown in Figure 4-1 Figure 4-1 RF connectors...
  • Page 48 Table 4-1 RF connector performance 4.1.3. RF Connector Dimensions AIW-356 DQ-N01 module adopts standard M.2 module RF connectors, the model name is 818004607 from ECT Corporation, and the connector size is 2mm × 2mm × 0.6mmI, as shown in the following figure:...
  • Page 49 Figure 4-3 0.81mm coaxial cable matched RF connector dimensions Figure 4-4 Schematic diagram of 0.81mm coaxial cable antenna connected to the RF connector...
  • Page 50 4.1.4. RF Connector Assembly Keep RF connector parallel with the main board, and then press the RF connector into the RF connector base. Figure 4-5 RF connector installation method...

  • Page 51: Operating Band

    4.2. Operating Band The antenna operating bands of the AIW-356 DQ-N01 module are as follows: Operating Band Mode Tx (MHz) Rx (MHz) Band 2 LTE FDD 1850-1910 1930-1990 Band 4 LTE FDD 1710-1755 2110-2155 Band 5 LTE FDD 824–849 869–894...
  • Page 52 Operating Band Mode Tx (MHz) Rx (MHz) 1710-1780 2110-2200 1695-1710 1995-2020 663-698 617-652 3300-4200 3300-4200 3300-3800 3300-3800 GPS L1 1575.42±1.023 GLONASS L1 1602.5625±4 1561.098±2.046 Galileo 1559-1592 QZSS 1575.42±1.023 Table 4-2 Operating frequency bands...

  • Page 53: Transmitting Power

    4.3. Transmitting Power The transmitting power for each band of AIW-356 DQ-N01 module is shown in the following table: Mode Band 3GPP Requirement Max Power Unit Band 2 23±2.7 23±1.5 Band 4 23±2.7 23±1.5 Band 5 23±2.7 23±1.5 Band 12 23±2.7...
  • Page 54 Mode Band 3GPP Requirement Max Power Unit Band 41 26+3/-4 26±1.5 NR TDD Band 77 26+3/-4 26±1.5 100M Inner Band 78 26+3/-4 26±1.5 Band 41 24.5+3/-4 24.5±1.5 NR TDD ULMIMO Band 77 24.5+3/-4 24.5±1.5 100M Inner Band 78 24.5+3/-4 24.5±1.5 Table 4-3 Transmitting power for each band Note: The maximum TX power is measured at module ANT pin.
  • Page 55 4.4. Receiving Sensitivity 4.4.1. Dual-Antenna Receiving Sensitivity The following table lists dual-antenna sensitivity of the AIW-356 DQ-N01 module on each band: Mode Band 3GPP Requirement Rx Sensitivity (Typical) Unit Band 2 -94.3 -99.2 Band 4 -96.3 -100.2 Band 5 -94.3...
  • Page 56 Mode Band 3GPP Requirement Rx Sensitivity (Typical) Unit -94.8 -99.4 -94.8 -100.6 -93.8 -100.6 -93.8 -100.4 NR FDD SCS 15KHz -93.3 -99.7 10MHz -95.8 -98.2 -96.3 -99.1 -96.8 -99.3 -100 -84.7 -86.5 NR TDD SCS 30KHz -85.1 -87.4 100MHz -85.6 -89.1 NR TDD SCS 30KHz...
  • Page 57 4.4.2. Four-Antenna Receiving Sensitivity AIW-356 DQ-N01 module supports four antennas on some middle/high bands, and the receiver sensitivity of the AIW-356 DQ-N01 module on these middle/high bands is shown in below table: Mode Band 3GPP Requirement Rx Sensitivity Typical Unit Band 2 -97.0...
  • Page 58 Mode Band 3GPP Requirement Rx Sensitivity Typical Unit -86.9 -90.1 NR TDD –87.3 -92.7 30KHz 100MHz -87.8 -92.2 NR TDD -91.9 -96.2 30KHz 40MHz Table 4-5 Sensitivity of four antenna receiver Note: The Sensitivity is measured at module ANT pin. The RF path loss of main board must be controlled to meet OTA specification and the VSWR must be smaller than 1.3.
  • Page 59 4.5. GNSS AIW-356 DQ-N01 module supports GNSS functions, and adopts RF Diversity and GNSS integrated antenna. GNSS supports GPS/GLONASS/BDS/GALILEO/QZSS. GNSS performance parameters are listed in the following table. Parameter Description Result Unit Acquisition -149 Sensitivity Tracking -161 C/No -130dBm 39.5 dB–Hz...
  • Page 60 4.6. Antenna Design Requirement AIW-356 DQ-N01 Module Main Antenna Requirement GPS: 2MHz GLONASS: 8MHz Bandwidth (GNSS) BDS: 4MHz Galileo: 33MHz QZSS: 2MHz 50Ω Impedance Input power > 28 dBm average power WCDMA & LTE & NR5G Recommended standing-wave < 2:1...

  • Page 61: Electrostatic Protection

    Electrostatic Protection The module is ESD sensitive component, and the ability to resist static electricity is weak. So ESD precautions that apply to ESD sensitive components should be strictly followed. Proper ESD procedures must be applied throughout the processing, delivery, assembly and operation.

  • Page 62: Product Appearance

    Structure Specifications 6.1. Product Appearance Figure 6-1 Module appearance...
  • Page 63 6.2. Structural Dimensions The structural dimensions of the AIW-356 DQ-N01 module are shown in Figure 6-2: Figure 6-2 Structural dimensions...

  • Page 64: Interface Model

    KEY ID is B). 6.4. M.2 Connector The AIW-356 DQ-N01 module connects to AP via M.2 connector. It is recommended to use M.2 connector from LOTES Corporation with the model APCI0026-P001A as shown in Figure 6-2. For the package of connector, please refer to the specification.

  • Page 65: Storage Life

    6.5. Storage life Storage Conditions (recommended): Temperature is 23±5ºC, relative humidity less than RH 60%. Storage period: Under the recommended storage conditions, the storage life is 12 months.

This manual is also suitable for:

Aiw-356