Advertisement
SH-CH900
I FUNCTION OF IC TERMINALS
IC11 (LC8900K)
• IC303 (LC83012N)
P in
N o.
T e rm in a l
N a m e
1/0
F u n c tio n
1
DIN1
1
Data input terminal (CD signal)
2
DIN2
1
Data input terminal (BS signal)
3
DIN3
1
Not used (connect to G N D )
4
DIN4
1
Data input terminal ( D A T signal)
5
D G N D
-
Digital G N D
6
D O U T
0
Data ( D I N 1 ~ 4 ) process signal
output terminal
7
RC1
1
O S C (RC) input terminal
8
RC2
0
OSC (RC) output terminal
9
SEL1
1
Input signal select terminal
10
S E L 2
1
Input signal select terminal
11
LPF
1
Output data signal format select
terminal
Fix m o d e = " H "
12
S T O P
1
V C O Stop signal input " H " . . . s t o p
13
O U T M O D E
1
Output data signal format select
terminal (Ttte terminal is " L O W " )
' • H " = 2 0 bit LSB Fast
" L " = 1 6 b i t M S B Fast
14
T E S T 2
-
Connected to G N D
15
X M O D E
1
PLL Starting signal input terminal
16
A V D O
1
Power supply
17
R
1
V C O Oscillater band adjustment
18
A G N D
-
Analog G N D
19
VIN
1
V C O Establish osc terminal
20
V C O
0
LPF output signal terminal
21
D G N D
-
Digital G N D
22
T E S T 1
1
Not used
23
V
0
Not used
24
2 5 6 F S
0
256FS clocl< output signal
25
3 8 4 F S
0
384FS clocl< output signal
26
D V D D
-
Power supply (digital)
27
BCLK
0
Bit-clock output signal
28
D A T A O U T
0
A U D I O data output signal
29
L R C K
0
L • R Clock output Signal
30
E M P H A
0
Emphasis control signal output
31
LOCK
0
PLL Lock control signal output
32
E R R O R
O
Error control signal output
33
C O P Y
0
Data (copy) signal output
34
BSA
0
BS control signal output
(sampling frequency 3 2 kHz: " H " )
35
C D
0
CD control signal output
(sampling frequency 44.1 kHz: " H " )
36
B S B
0
BS control signal output
(sampling frequency 48 k H z : "H")
37,
38
DO
D l
-
Not used
39
CE
40
CL
-
Connected to G N D
41
M O D E
. . . V . ; - "
.
42
D V D D
-
Power supply
1.4,
6
2, 3,
5
2 0 -
23
2 4 -
27
4 9 -
52
6 3 -
55
T e rm in a l
N a m e
PO, P3, P5
A 0 T D F 1
A 0 T D F 2
D F W C K
R A S
C A S
D R E A D
0 S C 1
0 S C 2
384FS
D 4 ~ D 7
A 0 - A 7
A8
BCK1
B C K 2
AS11
AS12
LRCK1
S E L C
T E S T 5
RST
Vss2
T E S T 1 -
T E S T 4
A O B C K
A S O
A C H O R
SO
64
S O C K
S O R Q
S O A K
1/0
1/0
1/0
F u n c t io n
Not used (connect to G N D )
Mode signal Input terminal
Audio data output terminal
Not used
Bit clock signal output terminal
W o r d clock signal output terminal
Random access signal output
terminal
C A S signal output terminal
Data read signal output terminal
Data writing signal output terminal
Power supply ( + 5 V)
Clock signal input terminal (384Fs)
Not used
G N D terminal
Not used
IC304 (DRAM) Data signal input/
output terminal
Not used
IC304 (DRAM) Address data signal
output terminal
Not used
Bit clock signal output terminal
Bit clock signal output terminal
Audio data signal input terminal
L-R ch Identifier signal output terminal
L-R ch Identifier signal input terminal
Not used
Power supply (-1-5 V)
Reset terminal
Interrupt signal input terminal
G N D terminal
Not used
8 bit serial data output terminal
Serial clock signal input terminal
SICK
SIAK
SRDY
Serial data control signal input
terminal (request signal input)
Prectice (serial data output) control
signal output terminal
8 bit serial data input terminal
Serial clock signal input terminal
Serial data request signal input
Prectice (serial data input) control
signal output terminal
Ready signal input terminal
IC501 (LC7883K)
P in
N o.
T e rm in a l
N a m e
1/0
F u n c tio n
1
C H 1 0 U T
0
DAC signal output (L-ch out)
2
V R E F H
1
Reference voltage input
3
A V D D
1
Analog power supply
4
D V D D
1
Digital power supply
5
BCLK
1
Bit-clock signal input
6
DATA
1
Digital audio tape signal input
7
LRCK
1
L-R Clock signal input
8
T E S T
1
Connected to G N D
9
A T T
1
Connected to G N D
10
SHIFT
1
Connected to G N D
11
LATCH
1
Connected to G N D
12
INITB
1
Initial signal input
13
T E S T
1
Connected to G N D
14,
15
EMPH2
EMPH1
Deemphasis institute signal input
16
D/N
17
S 0 C 2
-
Connected to G N D
18
S 0 C 1
19
M O D E
1
Mode select signal input
20
T E S T
21
T E S T
-
Connected to G N D
22
D G N D
23
CLK O U T
-
Not used
24,
25
XIN
X O U T
1
0
Clock signal input/output terminal
26,
27
A G N D
V R E F L
-
Connected to G N D
28
C H 2 0 U T
0
DAC signal output (R-ch out)
1
;
(a)HaTi » £i
i
- 2 3 -
Advertisement
