1. Manuals
  2. Brands
  3. Qorvo Manuals
  4. Control Systems
  5. PAC2514 Series
  6. User manual

Qorvo PAC2514 Series User Manual

Pac battery management system
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
Power Application Controller Battery Management
PRODUCT USER GUIDE
PAC2514x User Guide Preview
PAC Battery Management System
TM
Multi-Mode Power Manager
Configurable Analog Front End
TM
Application Specific Power Drivers
TM
Arm
®
Cortex
®
-M4F Controller Core
1 of 81

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the PAC2514 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Qorvo PAC2514 Series

Summary of Contents for Qorvo PAC2514 Series

  • Page 1 Power Application Controller Battery Management PRODUCT USER GUIDE PAC2514x User Guide Preview PAC Battery Management System Multi-Mode Power Manager Configurable Analog Front End Application Specific Power Drivers ® Cortex ® -M4F Controller Core 1 of 81...

  • Page 2: Table Of Contents

    Overview ........................31 Features ........................31 System Block Diagram ....................32 Functional Description ....................33 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.
  • Page 3 MCU MEMORY MAP ....................77 INFO-2 Flash Register Map ..................78 10 Revision History .........................80 11 Legal Information .......................81 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 4 Figure 9-1 Top Level Block Diagram ..................74 Figure 9-2 Clock Control Block Diagram ...................76 Figure 9-3 High Level Memory ....................77 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 5 Table 8-2 ADC MUX channels ....................69 Table 8-3 AFE MUX channels ....................70 Table 9-1 PAC2514X INFO-2 Flash Register Map ..............78 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 6 Register 8-33. SOC.OCDCFG (OCD Comparator Configuration, SOC 0x2D) ......60 Register 8-34. SOC.OCCDAC (OCC DAC, SOC 0x2C) ............60 Register 8-35. SOC.OCCCFG (OCC Comparator Configuration, SOC 0x2B) ......60 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 7 Register 8-47. SOC.WWDTWIN (Windowed Watchdog Timer Window, SOC 0x45) ....64 Register 8-48. SOC.WWDTRST (Windowed Watchdog Timer Reset, SOC 0x46) ....64 Register 8-49. EMUX Packet Structure ...................71 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 8: Overview

    PAC25140, PAC25140N, PAC25141N. For detailed information on the MCU and Digital Peripherals in the PAC2514x, see the PAC55XX Family User Guide. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 9: Style And Formatting Conventions

    {Rd, }, Rn, Rm Code examples Code examples use monospaced text. b loopA No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.

  • Page 10: Architectural Block Diagram

    ISNSN CONTROL DTSE 16-bit SD ADC VB20 PX.Y No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 10 of 81...

  • Page 11: Analog Register Access

    USART A is a serial communication peripheral that supports a SPI-like protocol that can be used to communicate to the Analog Peripherals for read and write transactions. The Digital No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.

  • Page 12: Usart Configuration

    Write SSPADAT with the value 28h The timing diagram from a write operation is shown below. Figure 4-2 Analog Peripheral Register Write Timing No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 13 PAC2514x Users Guide Preview No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 13 of 81...

  • Page 14: Read Register Example

    For more information on how to configure the DPM to support the USART A peripheral for communicating with the Analog Registers, see the PAC55XX Family User Guide. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.

  • Page 15: Pac2514X Io

    ADC input. For information on how to configure the IO for each of these situations, see the PAC55XX Family User Guide. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.

  • Page 16: Adc Channels

    SPI MOSI SPIMISO SPI MISO SPICS SPI Chip Select No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 16 of 81...

  • Page 17: Digital Peripheral Pins

    TRACED2 GPIOF4 TCPWM4 TDPWM4 TCIDX USDSCLK TRACED3 EMUXC No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 17 of 81...
  • Page 18 I2CSCL For more information on how to configure the DPM for the PAC2514X, see the PAC55XX Family User Guide. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 19: Configurable Power Manager

    PAC and associated application circuitry. It incorporates a high-voltage power supply controller that is used to convert power from a DC input source to No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.
  • Page 20 Before entering hibernate mode by setting SOC.HIBENTER.HIB to 1b, the system could be configured to periodically exit hibernate mode by configuring the SOC. HIBCTL.WUTIMER from No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.
  • Page 21 If the internal temperature (VPTAT) rises above the Fault threshold, the Charge pump, DC/DC and gate drivers will be disabled. The device will indicate this through a latched register bit. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.
  • Page 22 DC/DC will be re-enabled. The temperature hysteresis level for all three thresholds is 10°C. Figure 6-2 Temperature Protection Block Diagram No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 23: Register Summary

    1b. VSYSFLT 0b: No VSYS fault 1b: VSYS fault No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.
  • Page 24 VCORE fault. Set on fault, and cleared when written to 1b. VCOREFLT 0b: No VCORE fault 1b: VCORE fault No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 25: Soc.status

    PBSTAT_LATCH 0b: Latched push-button not active 1b: Latched push-button active No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 26: Soc.misc

    MCU is asserted. SMEN 0b: Not enabled 1b: Enabled No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.

  • Page 27: Soc.pwrctl

    011b: 500ms 100b: 1s 101b: 2s 110b: 4s 111b: 8s No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 27 of 81...

  • Page 28: Soc.faultenable

    0b: Masked 1b: Not masked This byte is unlocked for writing when UNLOCK = 1b. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 29: Soc.watchdog

    011b: 500ms 100b: 1s 101b: 2s 110b: 4s 111b: 8s No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 29 of 81...

  • Page 30: Soc.sysconf

    HVBK_FREQ 01b: 100kHz 10b: 200kHz 11b: 400kHz Reserved No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 30 of 81...

  • Page 31: Configurable Analog Front-End

    ■ Push-Button (PB) input for exiting hibernate mode ■ PACK+ Charge detection and Load detection ■ 2kHz independent clock source No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 32: System Block Diagram

    12-bit Through BATOVDAC AFE MUX AFEMUXSEL ..No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 32 of 81...

  • Page 33: Functional Description

    SCP DAC, OCC DAC and OCD DAC. However, when OCCDAC, OCDDAC are selected to IMUX mux, the DA is disconnected from current sensing and operate as buffer mode. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 34: Over-Current Protection

    SOC.SIGFAULT.SCPFAULT flag is cleared by writing a 1d. Short circuit protection comparator output can be polled in real time by reading the SOC.BATRTS.SCP_RTS bit. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 35: Over-Current Charge Protection

    1d.Over current discharge protection comparator output can be polled in real time by reading the SOC.BATRTS.OCD_RTS bit. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.

  • Page 36: Battery Over-Voltage Protection

    SOC.CELLEN2.CENx and SOC.CELLEN3.CENx registers. Cells which are not enabled will be removed from the ADC path and can't be digitized. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 37: 7.4.11 Afe Mux

    • OCDDAC – Over Current Discharge DAC output • VIN – Main Input Supply Voltage No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.

  • Page 38: 7.4.12 Enabling The Cafe

    PB. PBDT PB. PBRSTEN HIBCTL.PBWAKEN PUSH BUTTON & HIBENTER.HIB No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 38 of 81...

  • Page 39: Analog I/O 0 (Aio0)

    AIO0 Output Buffer Mode ABUS CFGAIO0.MUX0 CFGAIO0.MODE0 CFGAIO0.SWAP No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 39 of 81...

  • Page 40: Miscellaneous Afe Registers And Controls

    The user may read or write this register at SOC.GP. This register is only reset on a power-on-reset (POR) or a Push Button (PB) reset. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 41: Afe Registers

    Current ADC Result Hi Byte Current ADC Result Low 0x27 IADCRESLO Byte No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.
  • Page 42 WWDTWIN Window Windowed Watchdog Timer 0x46 WWDTRST Reset No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 42 of 81...
  • Page 43 1: Enabled Signal Manager Tile Enable SIGEN 0: disabled 1: enabled No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.
  • Page 44 . SOC.AFEMUXSEL (AFE Mux Select, SOC 0x04) NAME ACCESS RESET DESCRIPTION Reserved No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 44 of 81...
  • Page 45 EMUX_EN=0, but is readable by the SOC Bridge SPI I/F at anytime. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.
  • Page 46 Note: If all wake-up enables are set to Disabled when HIBENTER.HIB is written, then PBWAKEN and PACKWAKEN will be set to 1 as a fail safe to allow the device to be brought out of hibernate. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.
  • Page 47 Following a Fault Reset, read the PWRFAULT and TEMPFAULT registers to determine which faults caused the reset. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 48 Push Button Enabled PBEN 0: Disabled 1: Enabled No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 48 of 81...
  • Page 49 KEY field is self clearing to 0x0 after any write to one of the select registers. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 50 DSG FET will be disabled BATOVCPROTEN Battery Over Voltage No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.
  • Page 51 FUSEEN gate drive output Note: This register requires a write of PROT_KEY before register can be written. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 52 HVCP Fault Interrupt HVCPFLTEN Enable Note: This register requires a write of PROT_KEY before register can be written. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 53 RESET DESCRIPTION Reserved EMUX Fault Interrupt EMUXFLTEN Enable No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 53 of 81...
  • Page 54 BATOVFLTEN Fault Interrupt Enable Note: This register requires a write of PROT_KEY before register can be written. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 55 OCDFLT Discharge Fault Flag Battery Over Voltage BATOVFLT Fault Flag No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 55 of 81...
  • Page 56 BATOV comparator. Note: This register requires a write of PROT_KEY before register can be written. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 57 ACCESS RESET DESCRIPTION Voltage ADC Result VADCRES[15:8] MSByte No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 57 of 81...
  • Page 58 ACCESS RESET DESCRIPTION SCPDAC SCP DAC Setting – No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 58 of 81...
  • Page 59 OCD comparator. Note: This register requires a write of PROT_KEY before register can be written. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 60 Example: TIMEBASE = 1, BLANKSF = 2; So, Blanking Time = 2uS * 3 = 6uS OCC Comparator Hysteresis is fixed at 25mV No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.
  • Page 61 Cell 19 Enable CEN18 Cell 18 Enable CEN17 Cell 17 Enable No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.
  • Page 62 . SOC.GP (General-Purpose Register, SOC 0x40) NAME ACCESS RESET DESCRIPTION General-purpose read-write register. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 62 of 81...
  • Page 63 Note: The WWDT runs off of a 32kHz clock that is independent of the 4MHz CLKREF that the MCU runs off. When the WWDT is used, it can help meet Class B Safety requirements. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.
  • Page 64 - This register shall automatically be cleared to 0x00, and shall always read 0x00. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.

  • Page 65: Driver Manager

    The ASPD also integrates gate driver over-current, under-voltage and over-voltage protection. Over current and battery over voltage protections can be enabled using the SIGMGRCTL1 register and the No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.

  • Page 66: Detail Block Diagram

    ICBT L0 CH G_PROT DSG_PRO T ENDRV ENDRV PACK+ No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 66 of 81...

  • Page 67: Cell Balancing

    VADCCTL.VBMUXSEL VADCRESHI.VADCRES VB14_SCL VADCRESLO.VADCRES VB14 CFGCB1.VB2 VB1_SCL CFGCB1.VB1 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 67 of 81...
  • Page 68 To start the cell balancing process, simply set the respective VBx cell balancing enable bit. This can be accomplished by writing to the SOC.CFGCB1, SOC.CFGCB2 and SOC.CFGCB3 registers. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.

  • Page 69: Afe Mux And Emux

    The AFE MUX channel may be selected from the EMUX data sent from the ADC sequencer. The channels available on the AFE MUX are shown in the table below. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.

  • Page 70: Emux

    The format of the EMUX command used to control the AFE MUX is shown below. The EMUX data is transmitted MSb first. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.
  • Page 71 18 = BATOVDAC 19 = VIN / 50 20 = PACK+ / 50 21 = VCP / 50 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 72: High Voltage Signal Emux Correction

    Value in INFO-2; VADC is count from ADC; VADCREF = stored value in INFO-2 VM=(V2-V1) / (VMS2-VMS1) * [VADC*VADCREF/4095-VMS1] + V1 No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev.

  • Page 73: Arm ® Cortex M4F Reference

    The Arm® Cortex®-M4 Devices Generic User Guide contains documentation for the Arm® Cortex®-M4F’s Embedded Trace MacrocellTM No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 74: Pac25Xxx Architecture

    DATA ACQUISITION AND SEQUENCER PX.Y 12-BIT DTSE SYSTEM CONTROL No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 74 of 81...

  • Page 75: System And Clock Control (Scc)

    8 levels of priority Note that only some devices contain the pins for the crystal input and output. No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 76: Figure 9-2 Clock Control Block Diagram

    PAC2514x Users Guide Preview Figure 9-2 Clock Control Block Diagram No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 76 of 81...

  • Page 77: Mcu Memory Map

    PAC2514x Users Guide Preview MCU MEMORY MAP Figure 9-3 High Level Memory No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc.

  • Page 78: Info-2 Flash Register Map

    0010 0488h VB11ADCAL VB11 Gain and Offset Calibration 0010 048Ch VB12ADCAL VB12 Gain and Offset Calibration No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...
  • Page 79 CRC2 of INFO2 0010 07F8h RESERVED – 07FFh No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 © 2023 Qorvo US, Inc. 79 of 81...

  • Page 80: 10 Revision History

    Updated EMUX table; ASPD paragraph and add block diagram Updated bookmarks, PA0, IMUX comment, added INFO Flash data, Includes all devices PAC25140, PAC25140N, PAC25141N No portion of this document may be reproduced or reused in any form without Qorvo’s prior written consent www.qorvo.com Rev. 1.3 12 December 2023 ©...

  • Page 81: 11 Legal Information

    Users Guide Information is suitable for use in a particular application. © 2023 Qorvo US, Inc. All rights reserved. This document is subject to copyright laws in various jurisdictions worldwide and may not be reproduced or distributed, in whole or in part, without the express written consent of Qorvo US, Inc.

This manual is also suitable for:

Pac25140Pac25140nPac25141n

Table of Contents