Table of Contents
Advertisement
KR-A5010
CIRCUIT DESCRIPTION
6. CX7925B : PLL (X14-253X-XxX : IC2)
6-1. Block diagram and terminal configuration diagram
SWALLOW
COUNTER
we
PCB
VOLTAGE
GENERATOR
TIMING
REFERENCE
DIVIDER
CONTROLLER
(144-BIT , PROGRAMMABLE)
er a
)
Terminal Description
PCB terminal (Connect a 0.01 pF capacitor between the GND).
Input terminal for the shift register input data latch signal (shifted at the rise) and, at the same time, for
the Up/Down clock (status changed at the rise).
Data input terminal, also the Up/Down mode switching terminal (Up mode with "H" level, Down mode
with "L" level).
Connection terminals for the reference signal generator X'tal oscillator.
(Max. 13 MHz, standard 4.0 MHz)
19
Advertisement
Table of Contents
