Table of Contents
Advertisement
KR-A5010
CIRCUIT DESCRIPTION
2-3. Explanation of terminals
Function
Volume down operation control. ''H'' : Volume down operation, ''L'' : Normal status.
Backup (power OFF) detection. ''H'' : Normal status, ''L'' : Power OFF.
At power ON, an "'H"' signal is input. When an ''L" signal is input, the clock pulse oscillation
for the microprocessor is stopped and the backup mode is entered. When the signal is level
becomes "'H" from "'L", the normal status is restored from the backup mode.
Remote control signal input. Active ''L"'.
Key return signal inputs. ''H'" : with input, "'L'' : without input.
Key scan signal outputs. Normally ''H''. When a key is pressed ON, key scan is performed.
Surround effect audio signal output ON/OFF control. "'H'' : Output ON, ''L'' : Output OFF.
Pin No.)
Pin name
|1/O
Name
1
PY1
10)
VRDOWN
PY2
|
BACK UP
3
RMC
|
REMOCON
4~141
| PXO ~PX3 | |
KRO ~ KR7
PDO ~ PD3
12 ~ 16)
PCO ~ PC3 | O
KSO ~ KS4
PFO
17
PF1
O | SURROUND MUTE
18
PF2
6)
MONO
Pra__|
0
20
PEO
oO
DATA
23
2
PE3
4
PBO
5
PB1
6
PB2
Compulsory monaural output control. ''H'' : Monaural, ''L"' ; Stereo.
CX-7925B (PLL IC)/LC7820 (Selector IC) control serial data output. Data is latched at the rise
of the clock pulse.
CX-7925B/LC7820 control serial data transfer shift clock pulse output. Data is latched at the
tise of the clock pulse.
O
POWER
O
2
O
MUTE 1
Line output mute control. ''H'' : Mute ON, ''L'' : Mute OFF.
Data latch signal output to CX-7925B. Data is latched particularly at the rise of the clock
pulse.
Video signal selection control. ''H'' : VIDEO 1, ''L'' : VIDEO 2.
Power supply circuit relay ON/OFF control. ''H'"' : Relay ON, "'L'' : Relay OFF.
0
MUTE 2
TAPE 2 recording output mute control. ''H'' : Mute OFF, "L'' : Mute ON.
TC9215P (Selector IC) control. TAPE 1 recording output ON/OFF control.
"H'' : Others, ''L'' : TAPE 1.
29
PAI
O
VIDEO 1
TC9215P (Selector IC) control. VIDEO 1 recording output ON/OFF control.
""H"'': Others, ''L'' : VIDEO 1.
Serial busy signal /O.
32
Vss
GND
I
oO
ie)
57
VFDP
|
VFDP
INT2 | |
5
59
INT1
|
60
XTAL
Oo
61
EXTAL
|
EXTAL
62
RST
|
RESET
63
PYO
ie)
VRUP
64
Vob
I
VDD
SDATA
Serial data input. Shorted with pin 30 for use.
XTAL
Clock pulse generation circuit output.
FL tube segment drive signal outputs.
FL tube digit drive signal outputs. (However, grids 1G and 9G identical with each other.)
FL tube output driver circuit power supply.
Unused pin. Shorted with Vop.
Clock pulse generation circuit input.
Reset signal input.
Volume up operation control. ''H'' : Volume up operation, ''L'' Normal operation.
Positive power supply.
11
Advertisement
Table of Contents
