Download Print this page

Sony STR-DA1000ES Technical Background page 8

Es series receivers
Hide thumbs Also See for STR-DA1000ES:

Advertisement

As a primary manufacturer of Large Scale Integrated circuits (LSIs),
Sony has the freedom to pursue innovative thinking like S-Master Pro
and then express this thinking in silicon. The result is the Sony
CXD9730.
The S-Master Pro system involves eight important technologies:
• Clean Data Cycle
• Synchronous Time Accuracy Controller (S-TACT)
• Complementary Pulse Length Modulation (C-PLM)
• Pulse Height Volume Control
• DC Phase Linearizer
• Discrete Output Transistors
• Toroidal Low Pass Filter
• Two-Stage Pulse Power Supply
While digital signals are inherently resistant to noise and distortion, they
are susceptible to time-base errors called jitter. Jitter can enter the signal during
recording, playback or transfer. Precise pulse timing is crucial to the S-Master
Pro circuit. For this reason, Sony uses powerful technology to suppress jitter.
The typical method of controlling jitter is Phase Locked Loop (PLL) clock
regeneration. While the method does a good job of controlling high-frequency
jitter, Sony also required excellent control at the low frequencies. That's why
Sony engineers developed the Clean Data Cycle, the first stage of the S-Master
process. Clean Data Cycle regenerates the digital signal with time-axis accuracy
equivalent to the original A/D converter at the recording studio.
ES Receivers V3.0
Clean Data Cycle
Page 8

Advertisement

loading

This manual is also suitable for:

Str-da9000esStr-da5000esStr-da3000esStr-da2000es