Main Block - Panasonic SV-MP720VGC Manual

Digital audio player
Table of Contents

Advertisement

MAIN BLOCK

C
(TO TUNER CIRCUIT CN6)
CN2
24
1
2
23
3
22
4
21
5
20
19
6
18
7
17
8
9
16
10
15
11
14
12
13
3V
IC7
DC-DC
3.26V
1.2V
CONV
IC4
EL
3.26V
DRIVER
0V
ICP1
BATTERY
1.2V
IC10
Regulator
15
16
14
17
13
18
12
19
11
20
10
21
9
22
8
23
7
24
O
6
25
P
5
26
4
27
Q
3
28
R
2
29
S
1
30
CN1
(TO MEMORY CIRCUIT CN5)
Notes :
Radio Signal Line.
REC Signal Line.
MP3/FM/IC REC Signal Line.
CN3
ADAPTOR
USB PORT
IN VCC 5V
ICP2
U14 T17
USB_VBUS:
USB Supply detection line
usb 2.0 FS & usb 2.0
USB_DM:
Negative USB data line
usb 2.0 FS
USB_DP: Positive USB data line
usb 2.0 FS
USB_RPU: Soft connect output usb 2.0 FS
T18
DC_DC_VUSB:USB supply voltage
L7
N17
DC_DC_LX2:
Connection to DC/DC2 external coil
P17
DC_DC_LX1:
L10
Connection to DC/DC1 external coil
DC_DC_VBAT:
M17
Battery supply voltage
DC/DC1 3.3V output voltage
R18
M16
DC/DC1 3.3V input voltage
V10
Analog supply 10-bit ADC
A12 MPMC_BLOUT0:
The signals nMPMCBLSOUT[0]
select byte lane [7:0] on the data bus.
Used for static memories.
A17
MPMC_NOE:
Output enable for static memories.
Active LOW. Used for static
memory devices.
C9
MPMC_NSTCS_0:
Static memory chip select 0.
Default active LOW. Used
for static memory device.
MPMC address 2
E18
D16 MPMC address 3
MPMC address 5
MPMC address 4
D18
D18
A14
B14
A13
L35
3.3V
T
U
V
W
Battery Chargeable Control Pin
LCD1 Display
3.3V
B3
C2
C1 C3 D2 D1 D3 E2 E3 F2 G2
U17
T15
J17
F3
LCD_RS: 'high' Data
register selsct 'low'
Instruction register select
Serial datd IIC Slave
LCD_CSB: Chip Select
8080 active "high" write enable
LCD_E_RD: 6800 enable
6800 read/write select 8080 active "high" write enable
LCD_RW-WR:
ADC_VINR: SADC Right Analog Input
HP_OUTCA: HEADPHONE common output reference
HP_OUTCB: HEADPHONE common output reference
IC3
C2HBZG000008
DSP IC
A1 A2
A3
A4 B4 A5 B5
C6
G16
B2
V
U
W
S
R
Q
P
O
SV-MP720V(GC/GK/GH/GD/GN) BLOCK DIAGRAM
VDD
15
K2
T1
T4
ADC_VINL: SADC Left Analog Input
ADC_MIC: Microphone Input
R3
N2
N1
430.0mV P-P
T10
XTALH_IN
12 MHz clock input
XATLL_OUT
V9
12 MHz clock input
F16
G18 F18 F17
IC3
D-SOUND
T
DIGITAL
8FS FLUENCY
INTERPOLATOR
SERIAL
with
INTER-
FACE
FUNCTION
CONTROLLER
MC
FUNCTION
CONTROL
MD
INTERFACE
ML
+3.3V
Q7
IC9
Battery
Reset
Chargeable
Control
3.3V
12MHz
X2
ANALOG
DRIVER
&
PWM
OUTL
MODU-
LATOR
DRIVER
OUTR
POWER SUPPLY
+3.3V +3.3V
Battery 1.2V

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sv-mp720vgkSv-mp720vghSv-mp720vgdSv-mp720vgn

Table of Contents