WARNING : Before servicing this chassis please read the safety recommendations.
ATTENTION : Avant toute intervention sur ce châssis, lire les recommandations de sécurité.
ACHTUNG : Vor jedem Eingriff auf diesem Chassis, die Sicherheitsvorschriften lesen.
ATTENZIONE : Prima di intervenire sullo chassis, leggere le norme di sicurezza.
IMPORTANTE : Antes de cualquier intervención, leer las recomendaciones de seguridad.
Code : 358 597 20
- 0305 / 6M - LCD12B - 27", 30", 32" Print.
No copying, translation, modification on other use authorized. All rights reserved worldwide. • Tous droits de reproduction, de traduction, d'adaptation et d'exécution réservés pour tous les pays. • Sämtliche Urheberrechte an diesen Texten und Zeichnunge n stehen uns zu. Nachdrucke,
Vervielfältigungen - auch auszugsweise - nur mit unserer vorherigen Zustimmung zulässig. Alle Rechte vorbehalten. • I diritti di riproduzione, di traduzione, e esecuzione sono riservati per tutti i paesi. • Derechos de reproduccion, de traduccion, de adaptacion y de ejecucion reservados para todos los paises.
Page 1
SERVICE MANUAL DOCUMENTATION TECHNIQUE LCD12B TECHNISCHE DOKUMENTATION DOCUMENTAZIONE TECNICA 27”, 30”, 32” DOCUMENTACION TECNICA WARNING : Before servicing this chassis please read the safety recommendations. ATTENTION : Avant toute intervention sur ce châssis, lire les recommandations de sécurité. ACHTUNG : Vor jedem Eingriff auf diesem Chassis, die Sicherheitsvorschriften lesen. ATTENZIONE : Prima di intervenire sullo chassis, leggere le norme di sicurezza.
Page 2
Do not disconnect modules when they are energized! Repairs on power supply section are to be carried out only with isolating transformer. Ne pas retirer les modules lorsqu' ils sont sous tension. N'effectuer les travaux de maintenance sur la partie reliée au secteur (Switch Mode) qu'au travers d'un transformateur d'isolement.
Page 3
INFORMATION - INFORMATIONS - INFORMATIONEN INFORMAZIONE - INFORMACIONES Chassis group table 1 - The electronic chassis configuration (modules) and schematic diagram page numbers. 2 - The chassis configuration. Le tableau ci-dessous regroupe : 1 - L’environnement électronique de chaque chassis (modules) et le numéro de page où il est décrit. 2 - La désignation des chassis Die nachstehendeTabelle umfaßt: 1 - Die elektronischen Baugruppen (Module) der Chassis varianten und die Seiten auf der sie beschrieben werden...
Page 5
BLOCK DIAGRAM - SCHEMA SYNOPTIQUE - BLOCKSCHALTBILD - SCHEMA A BLOCCHI ESQUEMA DE BLOQUES MM1234+ ADG779 BA7657F SCART 2 SCART 1 LCD12B First issue 03 / 05...
Page 6
BLOCK DIAGRAM - SCHEMA SYNOPTIQUE - BLOCKSCHALTBILD - SCHEMA A BLOCCHI ESQUEMA DE BLOQUES LCD12B First issue 03 / 05...
Page 7
SERVICE MODE - MODE SERVICE - SERVICE-MODE - MODO SERVICIO Overview Service Mode Operation Manual Sound Model support: 15” 20” and 20” bi-sonic Service Mode Picture 1. Press the “menu” button, and then the screen display will appear “Overview” OSD, below as Figure Overview OSD. Preferences Then press the “info”...
Page 8
Color temp Red Drive - 128 - Green Drive - 128 - Blue Drive - 112 - Red Offset - 131 - Green Offset - 129 - - 128 - Blue Offset 11:45:04 Reset To Default EU 30L04B TUNER: 09 Calibration...
Page 9
OSD Position Burn in mode 0:00 Burn in time adjust Video Int Gain YPbPr Int Gain Colour PW 1280 Brighness Set First INstallation NotEnabled... Tuner Set Factory Programs Fan test 7. OSD position: OSD position selection. 7. OSD position: Selezione posizione OSD. 8.
Page 11
Auto Adjustment Default Langage English RGB Filter Video Filter VID_320T_5.PWF Monitor Sync VPC Brightness Reset Temp: 51.0 C Reset All Nvram... Fan1: ORPM Test Pattern... Fan2: ORPM H.position V.position Page4 on service mode 26. Auto Adjustment: Auto regolazione nuove temporizzazioni 26.
Page 12
Life Time 00009:30 00005:05 Project Code EU27L04B Panel Resolution 1280 X 720 NvRam Ver. 15 / 94 HXV Res / HFreq 649 X 546 15,68 KHz HXV Total 864 X 625 Mode Num DCLK 81 MHz 2.2 SPB Release Build: Sept 9 2004 17:46:49 Factory Save...
Page 13
KEYBOARD SCHEMATIC DIAGRAM - SCHEMA DES CIRCUITS COMMANDES - SCHALTBILD BEDIENTEIL - SCHEMA DEI CIRCUITI TASTIERA - ESQUEMA DE LOS CIRCUITOS MANDOS J3=> J6 Main board IR BOARD IR Sensor P/N :05.04856.010 for the USA IR Sensor P/N :05.04833.010 for the EU TP13 TP14 TP15...
Page 17
AUDIO CHANNEL SCHEMATIC DIAGRAM - SCHEMA DES CIRCUITS AUDIO - SCHALTBILD MEHRKANAL AUDIO - SCHEMA DEI CIRCUITI AUDIO - ESQUEMA DE LOS CIRCUITOS AUDIO AUDIO BOARD AUDI J1=>J9 Main board PWM-STAGE 1 CN705 TDA7490L G-2-5 PWM-STAGE 2 J2=>CN703 Audio power board NOTES: 1.
Page 18
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 1/11) +5VS MAIN BOARD DN 3 MAIN BAV99 220 OHM TP 4 [P.25/26] AUD_PC_L 220 OHM DN 1 DN 2 TP 8...
Page 19
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 2/11) +3V_DDV I R1 8 OPEN R1 7 O PEN Main BOARD +5VS MAIN C1 5 C1 6 R2 0 OPEN...
Page 20
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 3/11) R4 4 R4 5 OPEN [P.29/30] GBLKSPL Main BOARD Trac e and R4 6 C4 2 .039U Components MAIN...
Page 21
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 4/11) TP24 TP25 Main BOARD MAIN [P.33/34] TP26 RESET A[1..19] RESET [P.33/34] 22P J 22P J G FBK R6 8 O PEN...
Page 22
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 5/11) [P.29/30] DCLK Main BOARD DCLK TP14 0 TP37 [P.29/30] RV S TP38 MAIN [P.29/30] RH S RD E [P.29/30] TP39...
Page 23
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 6/11) Main BOARD VCPU33 AT 49BV8192A(T) MAIN +5VS Z22 0 Q1 3 +5VS [P.29/30] VCPU33 ROMOEn 2N3906 [P.29/30] ROM WEn...
Page 24
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 7/11) +12V Main BOARD MAIN R133 10 K EARPHONE_MUT TP64 20D0045105 TP66 TP63 EAR_MUT E 47 K TP68 [P.33/34] MU TE...
Page 25
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 8/11) Main BOARD MAIN OPEN +5V_FA N TP24 4 R 134 O PEN TP76 0.1U K Q1 0 +5V_FA N 2N3906...
Page 26
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 9/11) TP50 1 L501 Main BOARD R 502 +5VS COMP_CYPY [P.27/28-39/40] 1000 OHM MAIN R501 DN501 BAV99 J501 R 503...
Page 27
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 10/11) VCC_A VCC_A VCC_A PIN5 9 IN69 PIN76 Main BOARD C 508 MAIN C 504 C 506 1500P J C503 C 505...
Page 28
MAIN SCHEMATIC DIAGRAM - SCHEMA DE LA PLATINE PRINCIPALE - SCHALTBILD HAUPTPLATINE - SCHEMA DELLA PIASTRA PRINCIPALE- ESQUEMA DE LA PLATINA PRINCIPAL (DIGITAL BOARD 11/11) [P.29/30] P3P3V Main BOARD U504A U504B U 504C P2P5V VGU[0. .7] VDBU0 VGU0 RAMA 0 RAMD 0 MAIN DB 0...
Page 29
VIDEO SIGNAL PROCESSING - TRAITEMENT VIDEO - VIDEO SIGNALVERARBEITUNG - ELABORAZIONE VIDEO - TRATAMIENTO VIDEO ( CONNECTOR BOARD 1/7) CONNECTOR BOARD 1000 OHM TP 2 CVBS_IN TP 1 [P.51/52] CVBS_AV TP 3 [P.51/52] AUD_CVBS_L TP 4 [P.51/52] AUD_CVBS_ R Bottom View 2210018561 22 K 22 K...
Page 30
VIDEO SIGNAL PROCESSING - TRAITEMENT VIDEO - VIDEO SIGNALVERARBEITUNG - ELABORAZIONE VIDEO - TRATAMIENTO VIDEO ( CONNECTOR BOARD 2/7) VC C VC C CONNECTOR BOARD 0.1 U K BAV99 [P.47/48] 68 K SCART1_ROUT L7 1000 OHM [P.47/48] SCART1_LOUT SCART1_CVBS_I N 10U 16V 2N3904 [P.47/48]...
Page 31
VIDEO SIGNAL PROCESSING - TRAITEMENT VIDEO - VIDEO SIGNALVERARBEITUNG ELABORAZIONE VIDEO - TRATAMIENTO VIDEO ( CONNECTOR BOARD 3/7) SCART BOARD SCART2_RO UT SCART2_LOUT 1000P J 100K 100K 1000P J (SCART2) SCART2_AR_I N REVERSE SCART2_AL_IN SCART2_SWITCH CLK_OUT2 12.4 to 14.1V DATA_OUT2 TP10 TP11 SCART2_S_C_IN...
Page 32
VIDEO SIGNAL PROCESSING - TRAITEMENT VIDEO - VIDEO SIGNALVERARBEITUNG ELABORAZIONE VIDEO - TRATAMIENTO VIDEO ( CONNECTOR BOARD 4/7) SCART BOARD SCART2_AL_IN AUD_SCART2_L D1 TZMC5V1 D2 TZMC5V1 SCART2_AR_I N AUD_SCART2_R D5 TZMC5V1 D6 TZMC5V1 BAV99 1000 OH M SCART2_S_C_IN SCART2_S_ C BAV99 1000 OH M SCART2_S_Y_IN...
Page 33
VIDEO SIGNAL PROCESSING - TRAITEMENT VIDEO - VIDEO SIGNALVERARBEITUNG - ELABORAZIONE VIDEO - TRATAMIENTO VIDEO ( CONNECTOR BOARD 5/7) CONNECTOR BOARD +9 V [P.53/54] TT_CVBS_VD O PEN O PEN +5V_PI +5V_PI O PEN [P.51/52] CVBS_VD 0.1 U K +9 V C3 1 0 .1U K VIN13...
Page 34
VIDEO SIGNAL PROCESSING - TRAITEMENT VIDEO - VIDEO SIGNALVERARBEITUNG - ELABORAZIONE VIDEO - TRATAMIENTO VIDEO ( CONNECTOR BOARD 6/7) CONNECTOR BOARD +2.5V +2 .5VDAC +3 .3VDAC +3 .3VDAC +2 .5VDAC +2.5V +3.3VDAC R100 +3 .3VDAC 4.7 K 4.7 K 0.1 U K (Bypass Group Delay 0.1 U K 0.1 U K...
Page 35
VIDEO SIGNAL PROCESSING - TRAITEMENT VIDEO - VIDEO SIGNALVERARBEITUNG - ELABORAZIONE VIDEO - TRATAMIENTO VIDEO ( CONNECTOR BOARD 7/7) CONNECTOR BOARD NOTE:I 2C ADDRESS SELECT C9 3 3.3P C C9 2 3.3P C R151 R150 C9 4 56 P J OPEN 18.432M HZ Z220...
Page 36
TUNER SCHEMATIC DIAGRAM - SCHEMA TUNER - SCHALTBILD TUNER - SCHEMA DELLA SINTONIZZATORE - ESQUEMA SINTONIZADOR TUNER BOARD VSYNC 1 Power in HSYNC 1 inductor 10uH 0.1uF 100uF FM ANT IN 10uF SCL1 1,2 0.1uF SDA1 1,2 10uF P6.3/AD3 P4.1 P4.0 C80 0.1uF 22nF...
Page 37
TUNER SCHEMATIC DIAGRAM - SCHEMA TUNER - SCHALTBILD TUNER - SCHEMA DELLA SINTONIZZATORE - ESQUEMA SINTONIZADOR TV TUNER BOARD--(PAL) Sound Processor DI P C2 3 18.432MHz C2 4 3.3pF 3.3pF MSPX2 VCCSI F MSPX1 R4 2 R3 8 BPF 7 C26 56pF ANAIN1 C28 56pF...
Page 38
INTEGRATED CIRCUITS BLOCK DIAGRAM INTEGRATED CIRCUITS BLOCK DIAGRAM SDA55XX PortA PortB IRRCVR(1:0) JTAG Debugger (19:0) (15:0) (1:0) EXTINT Analog / MUX 16-Bit Processor ROM Watchdog Interrupt I/O Ports UART Decoder Microprocessor RAM Interface Timers Controller Slicer Memory Extension Acquisition 256x8 STACK PROGRAM ROM Processor...
Page 39
Documentación técnica destinada exclusivamente a los profesionales de mantenimiento Thomson multimedia Scandinavia AB Florettgatan 29 C S-25467 Helsingborg (Sweden) Tel. : 042 25 75 00 Thomson Sales UK Limited Bath Road West Drayton Middlesex UB7 0DB (England) Thomson multimedia Sales Germany GmbH & Co oHG...