THOMSON 32FS6646 Service Training Manual page 69

Mt62s chassis
Table of Contents

Advertisement

MEMC_3.3V
MEMC_3.3V MEMC_3.3V
MEMC_3.3V MEMC_3.3V
GPIO1
SET2
SET1
SET0
3V3
1
GND
2
SCL
3
SDA
4
Chip Config
PM3
CHIP_CONF: {SET2, SET1, SET0}
CHIP_CONF= {1,0,1}: boot from internal SRAM
CHIP_CONF= {1,1,0}: boot from EEPROM
CHIP_CONF= {1,1,1}: boot from SPI
GPIO1 IS ALWAYS LOW
MEMC_3.3V
MEMC_3.3V
T
T
T T
UM19
1
8
SPI2_CS
CS
VCC
2
7
SPI2_DO
DO
HOLD
SPI2_FLASH_WP
RM77
3
6
WP
CLK
NC/4.7K
4
5
GND
DIO
W25X40A
T
MEMC SPI-FLASH
T T
RM301
100R
RM302
100R
DV33A
RM303
MEMC_3.3V
100R
RM304
R198
L186
100R
0R
120R
RM305
100R
RM306
100R
RM307
100R
RM308
100R
C469
R11
0.1U
100R
RM310
100R
RM311
100R
RM312
100R
MEMC_DDR2_1V8
DDR2_VREFC
M8
CMADR0
A0
M3
CMADR1
A1
M7
CMADR2
A2
N2
CMADR3
A3
N8
CMADR4
A4
N3
CMADR5
A5
N7
CMADR6
A6
UM18
P2
CMADR7
A7
RM108
P8
C_MADR8
47R
A8
P3
MEMC_DDR2_1V8
CMADR9
A9
M2
CMADR10
A10
RM109
P7
C_MADR11
47R
A11
R2
CMADR12
A12
R8
A13
L2
RM105
C_BA0
47R
BA0
47R RM103
L3
C_BA1
BA1
C_BA2
RM102
L1
47R
BA2
NC=A2,E2,R3,R7
J8
CMCLKP
RM110
CK_P
K8
CK_N
NC/150R
HYB18TC1G160C2F
CMCLKN
47R RM101
K2
C_CKE
CKE
L8
CS
47R RM104
K7
C_RASZ
RAS
L7
RM106
C_CASZ
47R
CAS
47R RM107
K3
C_WEZ
WE
MEMC DDR2
MEMC_3.3V
ZM61
ZM42
RM72
I2C_SCL
100R
ZM17
100R
I2C_SDA
RM76
ZM16
M81_SCL
M81_SDA
1
GND1
2
I2C_SDA
SDAS
3
I2C_SCL
SCLS
4
SET2
GPIO8
5
0.1U
SPI2_FLASH_WP
GPIO9
CM123
6
GND2
7
VDDC2
VDDC1
8
MS_GPIO10
GPIO10
9
SPI2_CLK
GPIO11
8
1
10
GPIO12
2
7
11
SPI2_DI
GPIO13
3
6
12
PDI
4
5
13
BIST
14
GPIO14
15
MEMC_3.3V
VDDP1
16
GND3
17
VDDC2
VDDC2
18
C_MDATA4
MDATA4
19
C_MDATA3
MDATA3
20
GND4
21
C_MDATA1
MDATA1
22
C_MDATA6
MDATA6
23
AVDD_DDR2
AVDD_DDR1
24
C_MDATA11
LVDS1_0P
MDATA11
25
LVDS1_0N
C_MDATA12
MDATA12
26
LVDS1_1P
GND5
27
C_MDATA9
LVDS1_1N
MDATA9
28
C_MDATA14
LVDS1_2P
MDATA14
29
AVDD_DDR2
LVDS1_2N
AVDD_DDR2
30
C_DQM1
LVDS1_CLKP
DQM1
31
C_DQM0
LVDS1_CLKN
DQM0
32
LVDS1_3P
GND6
33
C_DQS0P
LVDS1_3N
DQS0
34
C_DQS0M
LVDS1_4P
DQSB0
35
AVDD_DDR2
LVDS1_4N
AVDD_DDR3
36
MEMC_3.3V
VDDP2
37
GND7
38
C_DQS1P
DQS1
39
LVDS2_0P
C_DQS1M
DQSB1
40
AVDD_DDR2
LVDS2_0N
AVDD_DDR4
41
C_MDATA15
LVDS2_1P
MDATA15
42
LVDS2_1N
C_MDATA8
MDATA8
43
LVDS2_2P
GND8
44
C_MDATA10
LVDS2_2N
MDATA10
45
LVDS2_CLKP
C_MDATA13
MDATA13
46
AVDD_DDR2
LVDS2_CLKN
AVDD_DDR5
47
C_MDATA7
LVDS2_3P
MDATA7
48
C_MDATA0
LVDS2_3N
MDATA0
49
C_MDATA2
LVDS2_4P
MDATA2
50
C_MDATA5
LVDS2_4N
MDATA5
51
C_MCLKP
MCLK
52
C_MCLKN
MCLKZ
53
GND9
54
AVDD_MEMPLL2
AVDD_MEMPLL
MEMC_DDR2_1V8
RM131
47R
8
1
CMDATA11
2
7
CMDATA12
3
6
CMDATA9
J2
VREF
DDR2_VREFC
4
5
CMDATA14
G8
DQ0
CMDATA0
G2
RM132
47R
CMDATA1
DQ1
1
8
H7
CMDATA2
DQ2
CMDATA4
H3
CMDATA3
DQ3
H1
2
7
CMDATA4
CMDATA3
DQ4
H9
CMDATA5
DQ5
F1
3
6
CMDATA6
DQ6
CMDATA1
F9
CMDATA7
DQ7
4
5
C8
CMDATA8
DQ8
CMDATA6
C2
CMDATA9
DQ9
D7
CMDATA10
DQ10
D3
CMDATA11
DQ11
47R
RM130
D1
CMDATA12
DQ12
1
8
D9
CMDATA15
DQ13
CMDATA13
B1
CMDATA14
DQ14
2
7
B9
CMDATA8
CMDATA15
DQ15
3
6
CMDATA10
B7
CDQS1P
UDQS_P
4
5
A8
CMDATA13
UDQS_N
CDQS1M
F7
CDQS0P
LDQS_P
47R
RM133
E8
LDQS_N
CDQS0M
1
8
CMDATA7
B3
RM111
C_DQM1
UDM
47R
2
7
F3
RM112
CMDATA0
C_DQM0
LDM
47R
3
6
CMDATA2
K9
RM113
C_ODT
ODT
47R
4
5
CMDATA5
XM2
12M
1M
RM78
REXT
GND18
AVDD_LVDS2
VDDC6
GPIO_16
GPIO_15
LVB2P
LVB2M
LVBCKP
LVBCKM
LVB3P
LVB3M
LVB4P
LVB4M
AVDD_LVDS1
GND17
LVC0P
LVC0M
LVC1P
LVC1M
LVC2P
LVC2M
LVCCKP
LVCCKM
UM21
LVC3P
LVC3M
MST6M20S
LVC4P
LVC4M
LVD0P
LVD0M
LVD1P
LVD1M
GPIO_14
GPIO_13
GND16
LVD2P
LVD2M
LVDCKP
LVDCKM
AVDD_LVDS
LVD3P
LVD3M
LVD4P
LVD4M
VDDP5
VDDC5
GPIO1
PWM0
PWM1
SDO
GND15
RM358
RM359
RM360
RM361
NC/1K
NC/1K
NC/1K
NC/1K
47R
RM129
8
1
C_MDATA11
CMADR9
C_MADR9
2
7
CMADR12
C_MDATA12
C_MADR12
CDQS0P
3
6
CMADR7
C_MADR7
CDQS0M
C_MDATA9
4
5
C_MADR3
C_MDATA14
CMADR3
RM128
47R
8
1
C_MDATA4
2
7
CMADR1
C_MADR1
C_MDATA3
CDQS1P
3
6
CMADR10
C_MADR10
C_MDATA1
CDQS1M
4
5
C_MADR5
CMADR5
C_MDATA6
47R
RM127
1
8
CMADR0
C_MADR0
C_MDATA15
2
7
CMADR2
C_MADR2
C_MDATA8
3
6
CMADR4
C_MADR4
CMCLKP
C_MDATA10
4
5
C_MADR6
CMCLKN
CMADR6
C_MDATA13
C_MDATA7
C_MDATA0
C_MDATA2
C_MDATA5
12V
CM176
0.1U
RM100
820R
162
161
RM95
CM177
160
AVDD_LVDS2
159
2K2
VDDC2
3300P
158
157
URSA_A2P
156
155
URSA_A2N
154
URSA_ACKP
URSA_ACKN
153
152
URSA_A3P
151
URSA_A3N
URSA_A4P
150
URSA_A4N
149
148
AVDD_LVDS2
147
URSA_D0P
146
145
URSA_D0N
144
URSA_D1P
URSA_D1N
143
142
URSA_D2P
141
URSA_D2N
140
URSA_DCKP
139
URSA_DCKN
138
URSA_D3P
OSCL0
137
URSA_D3N
136
URSA_D4P
135
URSA_D4N
134
URSA_C0P
133
URSA_C0N
132
URSA_C1P
URSA_C1N
131
130
129
128
URSA_C2P
127
126
URSA_C2N
OSDA0
125
URSA_CCKP
124
URSA_CCKN
123
AVDD_LVDS2
122
URSA_C3P
121
URSA_C3N
120
URSA_C4P
119
URSA_C4N
118
MEMC_3.3V
117
VDDC2
116
GPIO1
115
SET0
114
SET1
RM126
113
SPI2_CS
CSZ
5
4
112
SPI2_DO
111
6
3
SPI2_DI
SDI
110
7
2
SPI2_CLK
SCK
1
MEMC_3.3V
109
8
47R
MEMC_DDR2_1V8
3
10U
2
1
CM458
DM8
0BAV99
E
QM7
RM84
BT3906
4K7
B
MEMC_3.3V
C
RM85
1K
220R
LM51
47R
RM134
8
1
2
7
C_DQS0P
3
6
C_DQS0M
220R
4
5
LM49
RM135
47R
8
1
2
7
C_DQS1P
3
6
C_DQS1M
220R
4
5
LM50
RM136
47R
1
8
2
7
C_MCLKP
3
6
C_MCLKN
220R
4
5
LM52
220R
LM59
NC/SK24
DM201
UM20
CM178
8
1
ZM76
SS
BS
T
0.01U
7
2
EN
IN
LM23
6
3
22UH
COMP
SW
5
4
FB
GND
MP1482
R201
100R
M81_SCL
C477
47P
GND
R200
100R
M81_SDA
C473
47P
GND
220R
AVDD_DDR2
LM53
VDDC2
AVDD_LVDS2
MUST NEAR IC
MEMC_DDR2_1V8
AVDD_LPLL2
CM2
CM3
4U7
1U
AVDD_MPLL2
AVDD_MEMPLL2
AVDD2
69
MEMC Chip PAGE
VDDC2
1.28V@1A

Advertisement

Table of Contents
loading

This manual is also suitable for:

40fs664646fs6646

Table of Contents