1. Manuals
  2. Brands
  3. Aptina Manuals
  4. Accessories
  5. MT9T111
  6. Manual

Aptina MT9T111 Manual

1/4-inch 3.1mp system-on-a-chip (soc) cmos digital image sensor
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
1/4-Inch 3.1Mp System-On-A-Chip (SOC) CMOS
Digital Image Sensor
MT9T111
For the latest data sheet, refer to Aptina's Web site: www.aptina.com

About This Document

Note:
PDF: 4749051511/Source: 7788125767
MT9T111_DG - Rev. B 9/10 EN
‡Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by Aptina without
notice. Products are only warranted by Aptina to meet Aptina's production data sheet specifications.
This developer guide is a reference for hardware and software engineers developing
camera systems using the Aptina
is a complete system-on-a-chip (SOC) image sensor that integrates seamlessly in today's
mobile phone applications. It incorporates sophisticated on-chip camera functions and
is programmable through a serial interface. This document provides information on
hardware interfaces, camera control, and register programming recommendations to
optimize image quality.
The system configuration section provides system-level information about the
MT9T111. This information is intended for module integrators or board-level design
engineers. It covers the MT9T111's signal descriptions, system connections, power
supply configuration, and I/O signal states.
The architecture overview describes functions of each major block and their related
register descriptions inside the MT9T111. It covers the PLL, the two-wire serial interface,
the output interface, GPIO signals, and the OTP memory.
The programming and operation section provides the programming procedure and
initialization process of the MT9T111. It covers how to access internal registers and vari-
ables using the two-wire serial interface. It also covers the power-on initialization
process, PLL programming, and standby mode operation. Example code is included.
The image signal processing flow and camera control section describes a variety of
features of the MT9MT111 including: auto focus (AF), anti-shaking, auto exposure (AE),
auto white balance (AWB), flicker detection (FD), JPEG output, lens shading correction
(LC), gamma correction, and context switching. Related registers are included.
The development tool overview provides steps to calibrate the MT9T111 for timing, lens
shading, and color tuning. It also covers how to use the Register Wizard and DevWare
tools.
There are two appendices that provide application examples for using the MT9T111 in a
dual camera system and in the demo board system environment. Appendix A describes
the system-level connections with a secondary sensor for dual camera mode. Appendix
B provides a high-level board-to-board interconnection description of the demo board
system.
This developer guide is applicable to the MT9T111's Rev3 silicon.
®
MT9T111 CMOS digital image sensor. The MT9T111
Aptina reserves the right to change products or specifications without notice.
1
Preliminary
MT9T111: Developer Guide
About This Document
©2007 Aptina Imaging Corporation. All rights reserved.
‡

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MT9T111 and is the answer not in the manual?

Questions and answers

Summary of Contents for Aptina MT9T111

  • Page 1: About This Document

    ©2007 Aptina Imaging Corporation. All rights reserved. ‡Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by Aptina without notice. Products are only warranted by Aptina to meet Aptina’s production data sheet specifications.

  • Page 2: Introduction To Registers

    This developer guide refers to various memory locations and registers that the user reads from or writes to for altering the MT9T111 operation. Hardware registers appear as follows and may be read or written by sending the address and data information over the two-wire serial interface.

  • Page 3: Refresh Mode And Refresh Commands

    (seq.seq_cmd = 6) and a refresh command (seq.seq_cmd = 5) must be issued before the new settings will take effect. Aptina recom- mends that the commands be issued sequentially (refresh mode then refresh). Refer to the data sheet to determine which other registers need this command sequence.

  • Page 4: Table Of Contents

    MT9T111 Rev3 Silicon OTP Memory Programming Procedure........
  • Page 5 Exiting Standby Mode ................79 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN...
  • Page 6 Gamma/Contrast Automatic Control ............. . 112 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN...
  • Page 7 Revision History..................147 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN...
  • Page 8 Gamma Correction in Dark Scenes............111 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN...
  • Page 9 Demo Board (Serial Mode) ............. . 146 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN...
  • Page 10 Summary of MT9T111 Registers and Variables ........

  • Page 11: Overview

    MT9T111: Developer Guide Overview Overview The MT9T111 is a 3.1Mp CMOS sensor with Aptina’s the latest image signal processing (ISP) and 1.75µm pixel technology. The MT9T111’s features include: • 2048 x 1536 visible pixels in 1.75µm technology • 30 fps maximum with 1024 x 768 YUV output •...

  • Page 12: System Configuration

    RESET_BAR_OUT STANDBY_OUT From external RX_DP Sensor RX_DN RX_CP RX_CN GND_IO IO_TX VAA_PIX IO_RX _PLL PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 13 9. If auto focus (AF) is not required, the following pads can be left floating: V _VGPIO, GND_VGPIO, and VGPIO[7:0]. 10. Aptina recommends that 0.1μF and 1μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary, depending on layout and design consid- erations.

  • Page 14: Signal Description

    I/O ground supply for the MIPI output interface (must be connected to D even if the interface is not used). PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 15 I/O power supply for VGPIO[7:0] signals (can be left floating if the interface is not used). GND_VGPIO Supply I/O ground for VGPIO[7:0]. PDF: 4749051511/Source:7788125767 Aptina eserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation All rights reserved.

  • Page 16: I/O Signals

    In general, when V _IO is on, all the input signals must be driven by the host, while the output signals are driven by the sensor. The MT9T111 implements a fail-safe I/O for all I/O signals to prevent I/O failure when V _IO is not applied.

  • Page 17: Table 4: Output Signal States During Reset And Standby

    GND_VGPIO No connection GND_VGPIO Supply _VGPIO No connection Notes: 1. Output is open drain. Table 4 shows the MT9T111 output states during reset and standby. Table 4: Output Signal States During Reset and Standby Signal Reset Standby [7:0] High-Z High-Z...

  • Page 18: Low-Noise Operation

    The use of inductance filters is not recom- mended on the power supplies or output signals. The MT9T111 also supports different digital core, MIPI, and I/O power domains, as shown in Table 5. The PLL and analog domains require clean power sources.

  • Page 19: Architecture Overview

    Architecture Overview Architecture Overview The MT9T111 combines a 3.1Mp sensor core with an image processor (image flow pipe- line) to form a stand-alone solution that includes both image acquisition and processing, as shown in Figure 4. Both the sensor core and the image flow pipeline have internal registers that can be controlled by the user.

  • Page 20: Pll And Clock Divider

    (PIXCLK, external sensor CLK, and MIPI CLK). PIXCLK is used for the parallel output data bus, whereas the MIPICLK is used for the serial MIPI output. The MT9T111 also provides the clock for an external sensor to be used in dual camera applications.

  • Page 21: Pixclk And Dout [7:0] Timing

    Host Captures Data Rising edge Falling edge 1 (default Rev3) Falling edge Rising edge PDF: 4749051511/Source:7788125767 Aptina eserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation All rights reserved.

  • Page 22: Table 9: Mt9T111 Clock Calculation Summary

    2 * M * EXTCLK / (N + 1) PLL internal clock EXTCLK / (N + 1) PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 23: Table 10: Pll And Clock Related Registers And Variables

    PLL and Clock Divider Table 10 shows the registers related to programming the PLL and clock dividers. Refer to the MT9T111 data sheet for more detailed descriptions of registers and variables. Table 10: PLL and Clock Related Registers and Variables...

  • Page 24: Pll Bypass Mode

    PLL and Clock Divider PLL Bypass Mode The MT9T111 provides the option to use EXTCLK as an internal clock source instead of the internal PLL clock. During PLL bypass mode, EXTCLK source will bypass the internal PLL block and P divider sections and drive all the internal clocks. EXTCLK drives all the clocks shown in Figure 5 on page 22.
  • Page 25 // PLL control: PLL_BYPASS off REG = 0x0022, 480 // reference clock count for 20 µs PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 26: Rx And Tx Fifo Watermark

    To activate the manual override, the user must program the TX FIFO watermark and set the manual flag, as shown in Table 11. The MT9T111 does not calculate the RX FIFO watermark, and always uses the user programmed value.

  • Page 27: Example Of .Ini File To Program The Watermark

    REG = 0x98E, 0x8400 // Refresh Sequencer Mode REG = 0x990, 0x06 // = 6 PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 28: Output Slew Rate Control

    System power consumption, noise, and electromagnetic interference (EMI) are reduced by selecting the optimum slew rate to meet the timing budget. The MT9T111 output slew rate control register is discussed in the SYSCTL register section of the MT9T111 data sheet. R0x001E[2:0] controls the D [7:0], FRAME_VALID (FV), LINE_VALID (LV) slew rate.

  • Page 29: Gpio Control

    • VGPIO[7:0] can be programmed as a waveform generator output to control external PWM devices Table 13 shows the related registers to program GPIO signals. Refer to the MT9T111 data sheet for more detail descriptions of the registers and variables.

  • Page 30: Table 14: Gpio Input / Output Multiplexer Control

    Figure 8: GPIO[0] Reserved 0x0604[12] SYNC 0x60A[0] 0x0606[0] SYNC _LSB0 GPIO[0] Reserved 0x0604[0] 0x0604[8] 0x0604[13] PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 31 Figure 10: GPIO[2] OE_BAR SYNC 0x060A[2] 0x0606[2] SYNC SHUTTER GPIO[2] Reserved 0x0604[2] 0x0604[10] 0x0604[6] PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 32 Figure 12: VGPIO[7:0] SYNC 0x0610[7:0] 0x060E[7:0] SYNC From Waveform Generator Output (PWM) VGPIO[7:0] 0x060C[7:0] VGPIO[7:0] PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 33: One-Time Programmable (Otp) Memory

    One-Time Programmable (OTP) Memory One-Time Programmable (OTP) Memory The MT9T111 Rev3 has 5K-bits of OTP memory that can be used during module manu- facturing to store specific module information. This feature enables system integrators and module manufacturers to label and distinguish various module types based on lenses, IR-cut filters, or other properties.

  • Page 34: Mt9T111 Rev3 Silicon Otp Memory Programming Procedure

    14. WRITE VAR = 24, R0x0033 = DATA3 // Data3 programmed to PGA3 15. WRITE VAR = 24, R0x0037 = 0xA080 // Write word PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 35 0x2 should be used, since it’s the first valid LSC coefficient (DATA). PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 36: Device Id

    0x3026[3:0]. External pull-up or pull-down resistors are required to set each signal to a valid logic state. External resistors should be pulled up to the V _IO source. The MT9T111 samples GPIO[3:0] during the end of the reset cycle to ensure a valid state when V and V _IO come from the same power supply.

  • Page 37: Master Two-Wire Serial Interface

    Master Two-Wire Serial Interface and External Sensor Control Interface The MT9T111 has one slave and one master two-wire serial interface. The slave two-wire interface communicates with the host system to program internal registers and vari- ables, just as with other Aptina sensor products. The MT9T111 has a master two-wire...

  • Page 38: Output Interface

    Preliminary MT9T111: Developer Guide Output Interface Output Interface This section describes how to interface the MT9T111 to the host controller. The following topics are discussed: • JPEG encoder • Thumbnail • Output data format • Walking 1s test pattern generator The MT9T111 has flexible configuration options to adjust the output data and blanking timing.

  • Page 39: Jpeg Encoder

    MT9T111: Developer Guide JPEG Encoder JPEG Encoder The JPEG compression engine in the MT9T111 is a highly integrated, high-performance solution that provides for low power consumption and full programmability of JPEG compression parameters for image quality control. The JPEG encoding block is designed for continuous image flow and is ideal for low power applications.

  • Page 40: Rgb Thumbnail

    MT9T111: Developer Guide JPEG Encoder RGB Thumbnail To support display of captured images without decoding a JPEG file, the MT9T111 can output a resized version of the captured JPEG data as an RGB thumbnail image embedded in the JPEG stream.

  • Page 41: Jpeg Continuous Stream

    Figure 15 illustrates when SOI and EOI codes are inserted in the parallel output inter- face. Figure 15: JPEG SOI and EOI Inserted PIXCLK [7:0] PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 42: Jpeg Spoof Stream

    1. PIXCLK is reversed in this example with data output on the rising edge of PIXCLK and data captured by the host on the falling edge of PIXCLK. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 43: Jpeg Spoof Stream In Mipi Output Mode

    If the valid JPEG data is less than expected size defined, register-specified dummy data will be padded. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 44: Jpeg Stream With Embedded Thumbnail Image

    Each entry is a 4-byte pointer containing the offset of the valid thumbnail data. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 45: Transfer Modes

    FIFO drops below 5/8 full. JPEG status information can be appended at the end of JPEG/Thumbnail stream. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 46: Spoof Mode

    PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 47: Thumbnail Index Pointer

    Either thumbnail data or JPEG data starts first, depending on the time of their avail- ability. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 48: Figure 20: Jpeg Data Segment Structure

    Dummy Pattern Padding Start of Status Information (SOSI) Status Segment End of Status Information (EOSI) PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 49: Utilization Of The Thumbnail Index Pointer

    This portion is only available when the thumbnail is enabled. For the current version of the MT9T111, only continuous mode has implemented the thumbnail index table logic. Original JPEG and Thumbnail Image Resolution The synchronization between DevWare and firmware has been a critical issue. Once DevWare changes either JPEG or thumbnail resolution, the firmware is responsible for configuring the hardware registers.

  • Page 50: Jpeg Status Information

    1. The status 0 byte is transmitted first, followed by the status 1 byte. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 51: Error Handling

    • Thumbnail mode is enabled, which consumes some time • The thumbnail index table is enabled, which consumes some time PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 52: Spoof Oversize Error

    • Adaptive clock switching is supported on the parallel output interface. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 53: Adaptive Clock Switching

    Switch to PCLK2 Stay at PCLK2 Switch to PCLK2 Switch to PCLK3 Stay at PCLK3 PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 54: Output Interface Timing

    The user can always turn on this option if the Cont: 3 Support Support Support user’s microcontroller has the bandwith and capability. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 55 PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 56: Jpeg Bypass Stream And Color Pipe Bypass Stream

    Timing of Parallel Bypass Output with Clock Disabled Between Frames PIXCLK [7:0] Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 57: Case 3: Parallel Bypass Output With Clock Disabled Between Lines

    Timing of Parallel Bypass Output with Clock Disabled and CCIR Codes Inserted PIXCLK [7:0] Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 58: Jpeg Continuous Stream

    Timing of Parallel Output with Continuous Clock PIXCLK DOUT[7:0] Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 59: Case 2: Parallel Output With Gated Clock

    Timing of Parallel Output with Gated Clock PIXCLK [7:0] Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 60: Case 4: Parallel Output When Soi And Eoi Are Enabled During Frame_Valid

    Timing of Parallel Output When SOI and EOI Are Enabled But Not During FRAME_VALID PIXCLK [7:0] Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 61: Case 6: Parallel Output With Soi/Eoi, Frame_Valid, And Jpeg Status Inserted

    Header Segment Footer Thumbnail Data Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 62: Case 8: Parallel Output With Adaptive Clock Switching

    Footer Data Data Thumbnail Data Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 63: Case 10: Parallel Output With Gated Pixclk

    Timing of Parallel Output with Gated PIXCLK PIXCLK [7:0] Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 64: Jpeg Spoof Stream

    It is mandatory that the last ten bytes of the stream are two bytes of SOSI code, four bytes of length information, two bytes of status, followed by two bytes of EOSI code. This means that the minimum spoof_width has to be greater than ten. Aptina recom- mends setting the minimum value of spoof_width to 16.

  • Page 65: Case 2: Pixclk Enabled Between Lines But Disabled Between Frames

    Data Status Segment Data Data Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 66: Case 4: Thumbnail Enabled With Less Than One Frame Of Data

    [7:0] Status Dummy Segment Data Notes: 1. Default PIXCLK is used in this example. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 67: Output Data Format

    (ID = 26), Cam_Pri_Context B (ID = 27), Cam_Sec_Context A (ID = 28), and Cam_Sec_Context B (ID = 29) variable map. The MT9T111 can output several different formats—YCbCr, 565RGB, 555RGB, 444RGB, and raw data from offset 0x0007, as shown in Table 22.

  • Page 68: Outputting Raw Bayer Data

    [9:2] in the first byte, and D [1:0] (with “0”s padded in the more significant bit positions) for the second byte. YUV Output The MT9T111 supports swapping YCrCb mode, as illustrated in Table 24. Table 24: YCrCb Output Data Ordering Mode...

  • Page 69: Rgb Output

    0 0 0 0 R7 R6 R5 R4 Even G7 G6 G5 G4 B7 B6 B5 B4 PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 70: Walking 1S Test Pattern

    • The walking 1s test pattern will work in both preview and capture context (context A and context B) • The MT9T111 must run in high power mode with no gated pixel clock • The part must be put into the SOC bypass mode The output data is in RAW Bayer format •...

  • Page 71: Procedure

    4. Select the walking 1s test pattern output from the output multiplexer by program- ming SOC1 0x321C[3:0] = 0x4. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 72: Sensor Core Interface

    4e. Repeat rows until last valid image row (n-1), 4f. Vertical blanking rows. 3. P is indeterminate data during blanking time. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 73: Mirroring And Flipping The Image

    Sensor Core Interface Mirroring and Flipping the Image Mirroring and flipping of the image are operations of the MT9T111 sensor that can be configured in both contexts A and B independently. To perform mirroring and flipping, the user can initiate the operation with the following commands: •...

  • Page 74: Image Test Pattern Generation

    IFP will apply AWB to the image test pattern, process lens-shading correction, apply tonal and gamma curves, and modify digital gains. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 75: Programming And Operation

    Cam_sec ctxB Adjustments Variables (12) Variables (29) Variables (20) Anti-shake JPEG Variables (13) Variables (22) PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 76: Table 26: Summary Of Mt9T111 Registers And Variables

    Camera 2 context A settings 0x0000–0x00AC 0xF400 0x7400 Cam_Sec context B Camera 2 context B settings PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 77: Power-On Operation

    Power-On Operation The following list is an example of the host processor commands to be sent to the MT9T111 after the power-on sequence. Depending on the application, the command sequence can be changed or omitted. 1. The system powers up. All the power supplies are turned on and the external clock (EXTCLK) is running.

  • Page 78: Standby

    77 after power up, before asserting the STANDBY signal. Entering Standby Mode Soft standby can be entered using following commands from the host to the MT9T111: 1. Set 0x0028[0] (en_vdd_dis_soft bit) = 0. 2. Set 0x0018[0] (standby_i2c bit) = 1.

  • Page 79: Exiting Standby Mode

    2. The host programs the start up settings for CCM, lens shading correction, and so forth. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 80: Timing Specifications

    – – RESET_BAR activation time – – EXTCLKs First serial write – – EXTCLKs PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 81: Power-Up Sequence For Rev3 Silicon

    – – RESET_BAR activation time – – EXTCLKs First serial write – – EXTCLKs PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 82: Reset

    – is de-asserted First two-wire serial interface – – communication after RESET is HIGH PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 83: Soft Reset

    Parameter Symbol Unit Active EXTCLK after soft reset command – – EXTCLKs is asserted PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 84: Standby Modes

    Hard Standby Signal Sequence Mode EXTCLK STANDBY STANDBY Asserted Mode EXTCLK Disabled EXTCLK Enabled PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 85: Soft Standby With State Retention

    Active EXTCLK before soft standby de- – – activates Minimum standby time – – PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 86: Image Signal Processing Flow And Camera Control

    The advanced image flow processor (IFP) and flexible programmability of the MT9T111 provide a variety of ways to enhance and optimize the image sensor performance. Built- in optimization algorithms enable the MT9T111 to operate with factory settings as a fully automatic, highly adaptable camera; however, most of its settings are user- programmable.

  • Page 87: Setting Up Preview (A) And Capture (B) Modes

    VAR8 = 1, 0x0000, 0x01 // SEQ_CMD POLL VAR8 = 1, 0x01, 0x03 // Poll for SEQ_STATE PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 88: Scaling

    VAR = 18, 0x2D, 0x0308 // CAM1_CTX_A_OUTPUT_SIZE_HEIGHT VAR8 = 1, 0x00, 0x06 // SEQ_CMD PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 89: Zoom

    VAR = 23, 0x18, 0x00A0 // SYS_ZOOM_FACTOR VAR8 = 1, 0x00, 0x06 // SEQ_CMD PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 90: Enabling Special Effects

    A refresh command is necessary to enable the new settings for special effects. Examples of Programming for Special Effects The following settings show how to program the MT9T111 for special effects: [Special Effect – Black/White] VAR8 = 26, 0x83, 0x01 // PRI_A_CONFIG_SYSCTRL_SELECT_FX VAR8 = 1, 0x00, 0x06 // SEQ_CMD [Special Effect –...

  • Page 91: Auto Focus

    MT9T111. AFM variable offset 0x0021 stores the slave address for I C type of driver IC. In addition to those drives indicated in Table 34 on page 92, the MT9T111 supports other types of driver interfaces through the use of customized code.

  • Page 92: Af Mode

    LT3469 AF Mode The MT9T111 supports five different modes for AF operation. Figure 52 and Figure 53 on page 93 describe the full scan mode and hill climbing mode. Continuous mode uses the motion detection block for triggering auto focus and uses the hill climbing mode. The user can monitor the best position register located in the AF variable offset 0x0024 to monitor the lens position movement.

  • Page 93: Example Of Programming Simple Full-Scan Triggering Operation

    REG = 0x98E, 0x8400 // Sequencer Variable offset 0x0000 REG = 0x990, 0x05 // Refresh command PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 94: Anti-Shake

    To reduce motion blur, the MT9T111 includes an anti-shake mode. When motion is detected, the anti-shake controller will increase the sensor gain and reduce the exposure time. The anti-shake control reduces the motion blur caused by a shaking camera.

  • Page 95: Configuration

    2. Set the offset 0x56 = 0x15. 3. Set VAR8 = 26, 0x56, 0x15 // pri_a_config_is_mode. Example of Settings for Anti-Shake The following example settings show the registers related to AS control in the MT9T111 when pri_a_config_is_mode[3] = 1. [Anti-Shake - Normal]...
  • Page 96 VAR8 = 13, 0x0043, 0x0F // AS_STOP_ASVALUES_2 VAR8 = 13, 0x0044, 0x06 // AS_STOP_ASVALUES_3 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 97: Lens Shading Correction (Lc)

    Lenses and other factors cause fixed pattern signal gradients in images. The cumulative result of these factors is known as image shading. The MT9T111 has an embedded shading correction module that can be programmed to counter the shading effects on each individual R, Gb, Gr, and B color signal.
  • Page 98 REG = 0x36DA, 0x6E0B // P_B_P2Q3 REG = 0x36DC, 0x8075 // P_B_P2Q4 REG = 0x3714, 0x776F // P_B_P3Q0 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 99 STATE = Lens Correction Center Y, 776 BITFIELD = 0x3210, 0x0008, 1 // PGA_ENABLE PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 100: Auto White Balance (Awb)

    Saturation green ccmL[3] ccmL[4] ccmL[5] Saturation blue ccmL[6] ccmL[7] ccmL[8] PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 101: Awb Procedure

    REG = 0x32CA, 0xE10C // (2) COLOR_CORR_MATRIX_7_8 REG = 0x32CC, 0x2DF4 // (2) COLOR_CORR_MATRIX_9 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 102 REG = 0x32CA, 0x9622 // (2) COLOR_CORR_MATRIX_7_8 REG = 0x32CC, 0x2FC7 // (2) COLOR_CORR_MATRIX_9 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 103: Auto Exposure (Ae)

    AE luma target. The driver changes AE parameters only if the buffered luma is larger than the AE target step and pushes the luma beyond the threshold. PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 104: Evaluation Algorithm

    PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 105: Related Registers

    Specifies lowest frame rate (fps is different between 50Hz and 60Hz flicker setting) Example: AE Control The following example settings show the registers related to AE control in the MT9T111. [Enable AE in context B] REG = 0x98E, 0x6C1B // MCU_ADDRESS...
  • Page 106 REG = 0x990, 0x06 // SEQ_CMD DELAY = 200 REG = 0x3210, 0x01A8 // COLOR_PIPELINE_CONTROL PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 107: Flicker Avoidance

    In this case, AE must limit the inte- gration time to an integer multiple of the light's flicker period. By default, the MT9T111 does all of this automatically, ensuring that all exposure times avoid any noticeable light flicker in the scene. The MT9T111 AE algorithm is always setting exposure times to be integer multipliers of either 100Hz or 120Hz.

  • Page 108: How To Fine-Tune The Anti-Flicker Driver Settings

    VAR8 = 8, 0x0C, 0x01 // FD_MIN_AMPLITUDE 6. Call REFRESH or REFRESH_Mode commands to make the above changes effective. PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 109: How To Verify The Anti-Flicker Driver Settings

    // PRI_A_CONFIG_FD_MAX_FDZONE_60HZ-->Min Frame Rate for 60Hz Flicker VAR8 = 1, 0x00, 0x06 // SEQ_CMD PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 110: Gamma

    Gamma Gamma The MT9T111 includes a block for gamma correction that can adjust its shape based on brightness to enhance the performance under certain lighting conditions. Gamma correction takes place in the RGB color space after color correction. The pixel data is mapped to a gamma curve programmed by the user or a curve computed based on the brightness level.

  • Page 111: Bright Scenes

    Figure 56. Figure 56: Gamma Correction in Dark Scenes Low Light Curve Normal Curve PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 112: Gamma/Contrast Manual Control

    VAR8 = 15, 0x1D, 0xFF // LL_GAMMA_CONTRAST_CURVE_18 VAR8 = 1, 0x00, 0x06 // SEQ_CMD [Gamma Correction] // Contrast Settings PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 113 VAR8 = 15, 0x003A, 0xAB // LL_GAMMA_NRCURVE_9 VAR8 = 15, 0x003B, 0xB6 // LL_GAMMA_NRCURVE_10 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 114 VAR8 = 15, 0x0042, 0xF7 // LL_GAMMA_NRCURVE_17 VAR8 = 15, 0x0043, 0xFF // LL_GAMMA_NRCURVE_18 PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 115: Development Tool Overview

    MT9T111: Developer Guide Development Tool Overview Development Tool Overview Figure 57 shows the general development flow for the MT9T111. The MT9T111 provides the following development software and hardware tools: • DevWare: PC-based GUI development tool • Register Wizard: Initial timing settings and calculator •...

  • Page 116: Register Wizard

    Procedure for Generating Frame Timing Setting After opening the MT9T111 Register Wizard tool, go to the PLL settings section to specify the input clock and target system frequencies. See Figure 58 on page 117 for a typical Register Wizard menu.

  • Page 117: Register Wizard - Register Output

    ; Input Frequency: 16.000 ; Use Min Freq.: Checked ; Target VCO Frequency: Unspecified PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 118 ; 60Hz Flicker Period: 212.48 lines ; RX Trigger Mark: 20 ; OB Trigger Mark: 536 PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 119 REG = 0x98E, 0x6802 // Output Height (A) REG = 0x990, 0x0300 = 768 PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 120 REG = 0x98E, 0x4857 // Fine Correction (B) REG = 0x990, 0x0080 // = 128 PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 121 // = 5 POLL_FIELD=SEQ_CMD, !=0, DELAY=10, TIMEOUT = 100 // wait for command to be processed PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 122: Lens Calibration Procedure

    Place a black curtain over the camera system or place camera system in a dark box to prevent light reflections on the back of the diffusion glass PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 123: Calibration Procedure

    Check the image in Figure 60 on page 124 to ensure the image is display properly. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 124: Figure 60: Check Image To See If It Is Flipped Correctly

    18. For multiple sensors repeat the sequence (steps 10 – 12) for D65 light and A light. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 125: Using Devware For The Lens Calibration

    2. Set the horizontal cursor to the center of the row line in the image as shown in Figure 62. In full resolution mode, the center of the row line is set at 240 for MT9T111. The mouse cursor position can be read from the Info panel on the left side of the screen.

  • Page 126: Figure 63: Lens Correction Curves

    CCM calibration will address this issue. In addition, the lens shading correction results will not include values of analog gains. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 127 8. Push the Save as button; the new lens correction settings will be saved in DevWare .ini file format. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 128: Calibration Procedure Summary

    14. Save PGA coefficients generated by Devware to .ini file by pressing “Save As” button. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 129: Color Tuning Procedure

    Note: Do not load Register Default settings upon starting the software. 3. Preset and Load The following example code shows how to put the MT9T111 into pre-calibration mode in DevWare. The Color correction Setup accomplishes the following: • Turns off histogram stretch •...
  • Page 130 Green Value (for Red light, Red component has the greatest value). Set guide line to “220” PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 131 Start from left to right to approximate values. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 132 (1.000 or 0x0008). If Red is higher than Green, then lower Red Gain so it overlaps with Green. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 133 Largan_D48_32_36. This example is used throughout the section. Adjust so that the RGB values overlap each other approximately. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 134 'Largan_D48_32_36.bmp' 'Right' Picture. Note 'Largan_D48_32_36_bk.bmp' will be loaded automatically as the background pic- ture. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 135 If the GainR is less than 1000 for Incandescent Light, change the number to 1000— then go to Color Calibration and select Calibrate. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 136 GainB = 1000*(Blue Gain/Green Gain) 5c. Save the calibrated Daylight picture as Matrix data file. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 137 6f. The Delta-E parameter on Color-Chat Overlay V1.4 should be no more than 8.0. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 138 6i. If needed, repeat the color correction procedure to obtain improved register set- ting values and repeat the verification process to check image quality. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 139: Calibration Of True Gray (Tg) Limits

    3i. Save RB/GG values by going to File->SaveRBdivGG. The results will be in a .dat file. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.
  • Page 140 If the values are negative, they should be set in two’s complement form. A refresh command is not needed for the new TG values to be effective. PDF: 4749051511/Source:7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 141: Appendix A - Dual Camera Implementation

    VGA resolution image sensor. The MT9T111 image sensor has an integrated input MIPI interface to support a simpli- fied system design for dual-camera imaging systems, as shown in Figure 66. The figure shows the interfaces between system components (base-band processor, VGA sensor, FLASH LED, Auto Focus mechanism, and so forth) and the main camera (MT9T111).

  • Page 142: Figure 67: Dual Camera Data Flow Diagram

    (Optional) Master and Slave Two-wire Serial Interface A typical dual camera interconnect drawing using the MT9T111 and MT9V013 is shown in Figure on page 144. PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN...

  • Page 143: Figure 68: Dual Camera Typical Interconnect

    ADDR camera PIXCLK port Active LOW reset RESET_BAR LINE_VALID Standby mode STANDBY FRAME_VALID External clock in EXTCLK (6–54 MHz) Power MT9T111 General purpose I/Os DOUT_N GPI0[3:0] (FLASH, OE_BAR DOUT_P To serial _LSB[1:0]) CLK_N camera port CLK_P AF Control I/Os VGPI0[7:0]...
  • Page 144 9. If AF is not required, the following pads can be floating: V _VGPIO, GND_VGPIO and VGPIO[7:0]. PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 145: Appendix B - Demo Board Systems

    • Demo2 board • MIPI receiver board The head board has an MT9T111 sensor and corresponding CRA lens. The parallel port signals are available through a 26-pin header, and the MIPI port signals are available through an RJ45 connector. The Demo2 board is the common platform for all Aptina sensor head boards to interface to PC USB port.

  • Page 146: Figure 70: Demo Board (Serial Mode)

    Lens FPGA FPGA MT9T111 RJ45 RJ45 Serial Interface 5V Power Supply running DevWare PDF: 4749051511/Source: 7788125767 Aptina reserves the right to change products or specifications without notice. MT9T111_DG - Rev. B 9/10 EN ©2007 Aptina Imaging Corporation. All rights reserved.

  • Page 147: Revision History

    • Initial release 10 Eunos Road 8 13-40, Singapore Post Center, Singapore 408600 prodmktg@aptina.com www.aptina.com Aptina, Aptina Imaging, DigitalClarity, and the Aptina logo are the property of Aptina Imaging Corporation All other trademarks are the property of their respective owners.

Table of Contents