Main Block Diagram (37 Inch) - Panasonic TH-37PV70F Service Manual

Hide thumbs Also See for TH-37PV70F:
Table of Contents

Advertisement

15.3. Main Block Diagram (37 inch)

SU
SCAN OUT
S.R
64
S.R
64
SC
SCAN DRIVE
S.R
64
CONTROL
PULSE
S.R
64
SUSTAIN
PULSE
S.R
64
S.R
64
SCAN
PULSE
SD
SCAN OUT
VOLTAGE
S.R
GENERATOR
64
SOS1
SOS2
S.R
64
S.R
64
S.R
64
S.R
64
AC CORD
S.R
P9
64
TH-37PV70F/P, TH-37PX70B/E
Main Block Diagram
DG
KEY SCAN
K
REMOTE/LED
POWER LED
GK2
GK1
DG1
K1
REMOTE RECEIVER
GK
AI SENSOR
PX70B/E ONLY
MODEM LED
KEY SW
SPEAKER
L
L
SPEAKER
H12
R
AMP
SPEAKER
R
TV-V
TUNER
SIF
[ANALOG]
MSP
L/R
AUDIO
TV_L/R
OUT
R,G,B
PC IN
AUDIO
INPUT
L/R
AUDIO
SELECT
IN
H6
DG6
L/R
AV1
V,R,G,B
SCART
L/R
AV2
C,V
SCART
VIDEO
MAIN
OUT
INPUT
SELECT
H2
DG2
Y,PB,PR
COMP
VIDEO
AV TERMINAL,
DC POWER
H3
H
AV SWITCH,MSP
DC POWER
H4
SC20
P
POWER SUPPLY
VSUS
SC2
P2
PROTECTION(SOS)
STANDBY
STANDBY
STB12V
RECTIFIER
VOLTAGE
VOLTAGE
STB5V
CONTROL
RECTIFIER
PROCESS
PROCESS
VOLTAGE
VOLTAGE
CONTROL
RECTIFIER
LINE
FILTER
RELAY
POWER
SUSTAIN
SUSTAIN
LINE
FACTOR
RECTIFIER
VOLTAGE
VOLTAGE
FILTER
CONTROL
CONTROL
RECTIFIER
C1
DATA DRIVER(RIGHT)
S.R.
S.R.
DIGITAL SIGNAL PROCESSOR
DC/DC
3.3V
DDR2x2
[27MHz]
VCXO
X'tal
RF TUNER
FRONT
END
[DIGITAL]
BUFF
MAIN
MCU
D-LATCH
BOOT
NOR
SUPPORT
MEM
FLASH
CARD
ROM
Peaks-Lite 2
SD CARD
SLOT
D
FORMAT CONVERTER,
PLASMA AI PROCESSOR
LVDS format
*CLK
*RGB:10bit(or8bit)
*VD,HD
DISPEN
DG5
D5
FPGA
*Discharge Control
PROM
*H,V Snyc Control
(4MByte)
*LVDS receiver
DCLK
ASDIO
HDMI IN 1
DATA0
AD/HDMI
HDMI IN 2
DRVRST
OSD
MICOM
Discharge
Control(SC)
D20
WRITE PROTECT
P_ON/OFF
+5V
DC/DC CONVERTER
STBY5V_M
P25
D25
+15V
REG
STB3.3V
PS_SOS
RESET
RESET
POWER SOS
PA3
PA4
STB5V
+15V
P5
PA5
DC/DC
F_STBY_15V
CONVERTER
VDA
PA
DC-DC CONVERTER
15V
12V
5V
STB_PS
STB12V
P12
+15V
Vda
VSUS
P11
C11
C2
Vda 75V
C10
C20
S.R.
S.R.
S.R.
65
TH-37PV70F / TH-37PV70P / TH-37PX70B / TH-37PX70E / TH-42PV70F / TH-42PV70P / TH-42PX70B / TH-42PX70E
DC/DC
DC/DC
1.8V
1.2V
PX70B/E ONLY
CI SLOT
S
POWER SW
STB_PS
POWER
16/32Mbit
S1
RESET IC
SWITCH
Flash-ROM
STB12V
FLASH CONTROL
SS34
128Mbit
DDR
CLOCK
GENERATOR
LATCH,SFVRST,SFRST
PD1-M plus
FCLK,FPDATA[1:0]
*Sub Filed Processor
SS
*Plasma AI
R[9:0]
G[9:0]
SUSTAIN DRIVE
B[9:0],HD,VD
DCK
Discharge
ADDRESS
Control(SS)
VOLTAGE
Data Driver
(VE)
Control
SUSTAIN
PULSE
XRST
ERASE
IIC2
PULSE
THERMAL
SS_SOS8
32k
SENSOR
EEPROM
PCLK/NCLK
P3.3V
P2.5V
P1.2V
STB_PS/
P5V
STB12V
P5V
+15V
VDA
D31
D32
VSUS
SS23
SS12
SS11
C21
DATA DRIVER(LEFT)
C23
VDA
S.R.
S.R.
S.R.
TH-37PV70F/P, TH-37PX70B/E
Main Block Diagram

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents