Hide thumbs Also See for nRF51822:
Table of Contents

Advertisement

Quick Links

nRF51822 Development Kit
nRF51822
User Guide v1.0
Copyright © 2012 Nordic Semiconductor ASA. All rights reserved.
Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the nRF51822 and is the answer not in the manual?

Questions and answers

Summary of Contents for Nordic nRF51822

  • Page 1 Development Kit nRF51822 User Guide v1.0 Copyright © 2012 Nordic Semiconductor ASA. All rights reserved. Reproduction in whole or in part is prohibited without the prior written permission of the copyright holder.
  • Page 2: Table Of Contents

    Development Kit User Guide v1.0 Contents Introduction............................... 4 Minimum requirements ..........................4 External resources ............................4 Writing conventions............................4 Development kit release notes........................4 Quick start ..............................5 Bluetooth low energy heart rate monitor demo .................. 9 Kit content..............................11 nRF51822 Development kit hardware content ...................11...
  • Page 3 Development Kit User Guide v1.0 6.2.5 Programming the device ........................38 6.2.6 Erasing the device............................40 Debugging the nRF51822........................41 nRF51 debug features and precautions....................41 7.1.1 System Viewer Windows........................41 7.1.2 Debugging an application when a read back protected SoftDevice is present ....43 7.1.3...
  • Page 4: Introduction

    The nRF51822 Bluetooth® low energy/2.4 GHz Proprietary Development Kit (DK) provides a complete solution for development, testing, and evaluating the nRF51822 device. The nRF51822 is part of the nRF51 series which offers a range of ultra-low power, System on Chip (SoC) solutions for your 2.4 GHz wireless products.
  • Page 5: Quick Start

    5. Go to www.nordicsemi.com and log in to your Nordic My Page account. 6. Select My Products from the left menu. 7. Enter the product key (included with this kit) into the Product Key field and click Add.
  • Page 6 Motherboard. Make sure the red marking on the cable is always connected to pin 1, as shown below. 6. Connect the SEGGER J-Link board to the nRF51822 module with the 10 pin flat cable (1.27 mm, provided in the Development Kit).
  • Page 7 Development Kit User Guide v1.0 3. The VCC and VTG LEDs will light up.. On/Off switch S8 switch VCC and VTG LED Board ID 4. Start nRFgo Studio. The Motherboard firmware may require an update, and if needed, you will be prompted to begin the update.
  • Page 8 \ARM\Device\Nordic\nRF51822\Board\nrf6310\blinky_example\arm. 2. Open the Blinky project in Keil μVision by double clicking the blinky.uvproj file. 3. From the Select Target list, select “nRF51822” and then click Build or press F7 to compile the Blinky project. 4. Click Load to download and run the Blinky example firmware. LED0 to LED7 on the nRFgo Starter Kit Motherboard should now blink in a sequential order.
  • Page 9: Bluetooth Low Energy Heart Rate Monitor Demo

    Development Kit User Guide v1.0 Bluetooth low energy heart rate monitor demo Download and program the SoftDevice Access the S110 nRF51822 SoftDevice by entering the product key (included with the Development Kit) into the Product Key field in My Page. To program your device: 1.
  • Page 10 3. When you use the nRF51822 development dongle for the first time, you must first program it with the Master Emulator Firmware.
  • Page 11: Kit Content

    Development Kit User Guide v1.0 Kit content The nRF51822 Development Kit (DK) consists of hardware and access to software components, documentation, and design files from www.nordicsemi.com. nRF51822 Development kit hardware content 1 x Helical monopole SMA antenna 5 x nRF51822 chip samples...
  • Page 12: Downloadable Content

    • nRF51822 PAN 3.2.3 Schematics, Bill of Materials, PCB layout files, and production files The ZIP file and its subdirectories contain the hardware design files for the nRF51822 DK. • Altium Designer files • PCB layout files • Production files •...
  • Page 13: Development Kit Configuration

    4.1.1 Programming the nRF51822 device The nRF51822 device can be programmed from several environments. In this section we will show how to program using Keil MDK-ARM. The nRF51822 DK can be configured to develop proprietary 2.4 GHz protocol- based applications and Bluetooth 4.0 single-mode applications.
  • Page 14 Keil µVision IDE SAMSUNG J-Link Lite J-Link Lite Application Programming & Erase (Via J-Link) nRFgo Studio 10 pin Flat 10 pin Flat Cable Cable Configure Voltage nRF51822 module Figure 2 nRF51822 DK configuration for 2.4 GHz based development Page 14 of 59...
  • Page 15 Master Control Panel Control Keil µVision IDE SAMSUNG PCA10000 J-Link Lite Application Programming & Erase (Via J-Link) nRFgo Studio 10 pin Flat Cable Configure Voltage nRF51822 module Figure 3 nRF51822 DK configuration for Bluetooth 4.0 single-mode Page 15 of 59...
  • Page 16: Kit Set Up

    4.2.1 nRFgo nRF51822 DK modules The nRF51822 modules contain the nRF51822 device and its interfaces (see section 5.1 on page 18 for a complete description). The modules are plugged into, and powered from, the Motherboard. Make sure the jumper on header K1 is placed in the default position as described in section 5.1.8 on page 24. The Motherboard is connected to your computer with a USB cable and turned on as described"Turn on and set...
  • Page 17: Nrf51822 Development Dongle (Pca10000)

    Figure 5 Pin 1 position on the SEGGER J-Link Lite CortexM-9 Connect the JTAG/SWD emulator using the 10 pin 1.27 mm flat cable supplied with the kit to the nRF51822 DK module at P3 and to your computer with a USB cable, as shown in Figure 6.
  • Page 18: Hardware Description

    Development Kit User Guide v1.0 Hardware description This chapter describes the nRF51822 DK modules and the nRF51822 development dongle (PCA10000). nRFgo nRF51822 DK modules The nRF51822 modules (PCA10004, PCA10005) are delivered with an unprogrammed nRF51822 chip. 5.1.1 Key features The nRF51822 DK modules have the following key features: •...
  • Page 19 Development Kit User Guide v1.0 Figure 8 nRF51822 DK module (PCA10004) bottom Figure 9 nRF51822 DK module (PCA10005) top Page 19 of 59...
  • Page 20: Block Diagram

    Development Kit User Guide v1.0 Figure 10 nRF51822 DK module (PCA10005) bottom 5.1.3 Block diagram Ext A1 Ext B1 RESET Cortex Debug SMA/ Matching Analog nRF51822 6x6 network antenna 32.768 kHz 16 MHz Figure 11 nRF51822 DK module block diagram...
  • Page 21: Nrfgo Nrf51822 Dk Module Extension

    Ext B1 RESET Cortex Debug SMA/ Matching Analog nRF51422 6x6 network antenna 32.768 kHz 16 MHz Connectors P1 and P2 on the nRF51822 DK module connects to the nRFgo Motherboard. VCC_nRF' VCC_nRF' P0.00 P0.01 P0.24 P0.25 P0.02 P0.03 P0.26 P0.27 P0.04 P0.05...
  • Page 22: Analog Inputs

    AREF0 Figure 13 Analog inputs connector P5 on the nRF51822 DK board 5.1.6 SWD interface The programming and debugging interface is accessed through the 10 pin connector P3 on the nRF51822 DK module. SWDIO SWDCLK Figure 14 SWD interface connector P3...
  • Page 23: 32.768 Khz Crystal

    On the nRF51822 DK module, P0.26 and P0.27 are disconnected from the Motherboard and connected to the two jumpers on the nRF51822 DK module at the position 32 kHz on connector P4 (Pin 1 and Pin 3 for XL1 and Pin 2 and Pin 4 for XL2). This is the default position of the jumpers when shipped.
  • Page 24: Current Measurements

    For current measurements using the CSM, the jumper on connector K1 must be placed on Pin 2 and Pin 3. This is the default position of the jumpers when shipped. Current on the nRF51822 module is measured on connector K2 as voltage proportional to the current.
  • Page 25: Nrf51822 Development Dongle(Pca10000)

    SEGGER chip. The PCA10000 can be loaded with Bluetooth Low Energy Master Emulator firmware that when combined with the Master Control Panel, gives you a peer device for nRF51822 that you can use to test the wireless connection.
  • Page 26: Block Diagram

    SEGGER OB nRF51822 Matching network Data UART 16 MHz 32.768 kHz Figure 19 PCA10000 block diagram Figure 20 nRF51822 development dongle Segger IC GPIO UART UART P0.00 P0.01 P0.02 P0.03 Table 2 nRF51822 development dongle UART configuration Page 26 of 59...
  • Page 27: Flash Programming And Application Development

    In this chapter we describe how to program the S110 SoftDevice or another application hex file onto the nRF51822 chip and also how to erase it. If you want to start developing on the nRF51822 chip without using the S110 SoftDevice see section 6.1.4 on page 30.
  • Page 28 • Identifying the nRF51 chip: Identifies the chip by name and variant code (for example, nRF51822 QFAACA). If the debugger is not connected to the chip or he debugger has a problem communicating with the chip it will show the following message “No device detected, did you connect the Segger correctly to a board?”.
  • Page 29: Erasing All

    Development Kit User Guide v1.0 Figure 22 Flash memory organized in two regions with the BTLE stack located a Region 0 and with read back protection on region 0 6.1.3 Erasing All You should use the Erase All function in the following three situations: •...
  • Page 30: Programming A Softdevice

    Development Kit User Guide v1.0 To use the Erase All fucntion, follow the steps in section 6.1.1 on page 27. Then click Erase all. Figure 23 Erasing the SoftDevice 6.1.4 Programming a SoftDevice This function lets you program the SoftDevice into the chip.
  • Page 31: Programming An Application

    Development Kit User Guide v1.0 1. Follow the steps in section 6.1.1 on page 27 and then select the Program SoftDevice tab. 2. Click Browse and select the hex file to program. 3. Select whether to enable or disable read back protection of Region 0.
  • Page 32: Application Development

    There are two ways to configure the memory layout: • Using Keil IDE • Using a Scatter file Note: The example code given by Nordic Semiconductor configures the memory layout in Keil IDE. Scatter file loading is not available when using the evaluation version of Keil IDE. 6.2.1.1...
  • Page 33 Development Kit User Guide v1.0 3. Check Use memory layout from Target Dialog and click OK. Figure 24 Keil memory layout Values for Start and Size in Read/Only Memory Areas and Read/Write Memory Areas must be defined. Below is an example configuration for an application using a chip with 256 kB of flash and 16 kB of RAM and a SoftDevice using 128 kB of flash and 8 kB of RAM (SoftDevice B described in Table 3 on page 32).
  • Page 34 Development Kit User Guide v1.0 Memory Description IROM1 Start Specify the start address for the application code Size Specify available flash size for the application code IRAM1 Start Specify start address for the application data Size Specify available RAM size for the application data Table 4 Memory layout 6.2.1.2...
  • Page 35: Shared Call Stack

    Development Kit User Guide v1.0 An application may define multiple load and execution regions if it is desired. Example Scatter file ; ************************************************************* ; *** Scatter-Loading Description File ; ************************************************************* ; Scatter file for a program IN APPLICATION SPACE, ;...
  • Page 36: Debugger Configuration

    Development Kit User Guide v1.0 6.2.3 Debugger configuration Project files delivered in the SDK are configured and ready for download and debugging. If a new application project is used, the debugger must be properly configured. To configure the debugger: 1.
  • Page 37 Copy the JLinkSettings.ini file, present in any Nordic Semiconductor project, into the root folder before debugging. The file includes the proper settings for use with nRF51 series devices.
  • Page 38: Limitation When Debugging On A Chip With A Softdevice

    Development Kit User Guide v1.0 6.2.4 Limitation when debugging on a chip with a SoftDevice When a SoftDevice is installed in a device, there are certain limitations when debugging. 6.2.5 Programming the device To guarantee the correct functionality of the SoftDevice, the microcontroller includes a Memory Protection Unit that prevents access to certain resources.
  • Page 39 Development Kit User Guide v1.0 Figure 30 Selecting erase option In the Utilities tab, Use Target Driver for Flash Programming option must be selected and the available debugger chosen from the list as shown in Figure 31. Figure 31 Debugger selection...
  • Page 40: Erasing The Device

    Development Kit User Guide v1.0 6.2.6 Erasing the device The flash area available for user application can be erased using the download function in Keil IDE. It can be configured in the Settings menu in the Utilities tab. Erase Full Chip must be selected. Program and Verify should be unchecked.
  • Page 41: Debugging The Nrf51822

    Development Kit User Guide v1.0 Debugging the nRF51822 For debugging with SEGGER J-Link, see Appendix A: “Installing drivers and configuring KEIL projects for the SEGGER debugger” on page 53. For general information of how to debug using Keil μVision IDE, we refer to online documentation from Keil at http://www.keil.com/uvision/debug.asp.
  • Page 42 Development Kit User Guide v1.0 Figure 34 System Viewer Windows Page 42 of 59...
  • Page 43: Debugging An Application When A Read Back Protected Softdevice Is Present

    Development Kit User Guide v1.0 Figure 35 System viewer window of RNG register 7.1.2 Debugging an application when a read back protected SoftDevice is present Debugging applications with a SoftDevice present behaves as a described in http://www.keil.com/uvision/ debug.asp, except when program counter is in Region 0 on a SoftDevice with read back protection enabled.
  • Page 44 Development Kit User Guide v1.0 Figure 36 Debugger information for a setup with SoftDevice enabled in protected area Page 44 of 59...
  • Page 45: Setting A Breakpoint Using Segger J-Link Debugger

    Development Kit User Guide v1.0 Figure 37 Setup with breakpoint after SVC call 7.1.3 Setting a breakpoint using SEGGER J-Link debugger For SEGGER version 4.52c or earlier, if a breakpoint is set using the SEGGER J-Link debugger, while the system is running, the CPU will be halted for approximately 5 - 10 ms.
  • Page 46: Testing The Physical Layer With Direct Test Mode

    S11 is ON. 4. Connect the Motherboard to your computer using a USB cable. 5. Connect the J-Link Lite CortexM-9 to the nRF51822 module with a 10 pin connector; a USB cable connects the J-Link Lite CortexM-9 to your computer.
  • Page 47 Development Kit User Guide v1.0 UART J-Link Lite CortexM Figure 38 UART setup for DTM P0.1 P0.3 The DTM is designed for use with Bluetooth test equipment. If you don't have a Bluetooth tester you can access the interface using this Development Kit and nRFgo Studio to run the tests.
  • Page 48: Programming The Nrf51822 Module

    The nRF51822 module has to be programmed with the DTM application found in the nRF518 SDK using nRFgo Studio. 1. Open nRFgo Studio. The nRF51822 module that is plugged in to the Motherboard will be listed in the Device Manager pane under Motherboard.
  • Page 49: Dtm Testing Using Nrfgo Studio

    Development Kit User Guide v1.0 DTM testing using nRFgo Studio Select Direct Test Mode in the Feature pane underneath Bluetooth to start the Direct Test Mode UART interface in nRFgo Studio. Note: Set up on and Program are not functional when testing on the nRF51 platform.
  • Page 50: Software Development Kit

    Development Kit User Guide v1.0 Software Development Kit The nRF518 Software Development Kit (SDK) for the nRF51822 chip and the S110 SoftDevice enables you to develop applications for the following protocol stacks: • Bluetooth low energy (using the S110_nRF51822 SoftDevice) •...
  • Page 51: Troubleshooting

    The nRF51822 device on the nRF51822 module does not respond when I try to contact it. What has happened? Verify that the jumper on connector K3 on the nRF51822 module is set in the position Pin 2 and Pin 3. When I connect multiple SEGGER J-Link debugger boards to the PC, μVision is not able to recognize them correctly.
  • Page 52 Development Kit User Guide v1.0 You haven’t programmed the nRF51 Development Dongle with the Master Emulator Firmware before starting to use it. See Scan for available Bluetooth low energy devices in chapter 2 on page 5 for details on how to program the Master Emulator Firmware.
  • Page 53: Appendix A: Installing Drivers And Configuring Keil Projects For The Segger Debugger

    Development Kit User Guide v1.0 Appendix A: Installing drivers and configuring KEIL projects for the SEGGER debugger The following describes the steps required to install the software and use the SEGGER J-Link Lite debugger with Keil μVision for nRF51 series devices based on J-Link software version 4.52b or later.
  • Page 54 Development Kit User Guide v1.0 5. Plug in the J-Link Lite CortexM-9 module with USB cable. The LED will blink while the driver installation occurs. Wait until the LED is continually lit, without blinking Figure 39 J-Link Lite CortexM-9 serial number location...
  • Page 55 Development Kit User Guide v1.0 Configuring KEIL projects for SEGGER debugger for first time use Create JLinkSettings.ini file with the contents shown in Figure 45 on page 58. The file JLinkSettings.ini should be saved in the same folder as Keil μVision project (uvproj) file.
  • Page 56 Development Kit User Guide v1.0 Note: If the SEGGER J-Link Lite firmware requires an update, before the SEGGER Control Panel or Keil target Driver Setup open, you will be prompted with the message “A new firmware version is available for the connected emulator”. In this case, click OK.
  • Page 57 Development Kit User Guide v1.0 6. Select the J-Link device for target programing and provide the appropriate flash algorithm. Figure 44 Flash settings 7. If the J-Link serial number appears in the SN field, the device is properly installed. The default settings can be accepted by clicking OK, closing both the SEGGER Control Panel and Keil target Driver Setup.
  • Page 58 Development Kit User Guide v1.0 JLinkSettings.ini file Tho improve the debug experience while debugging with a SoftDevice, change AllowSimulation = 1 to AllowSimulation = 0 in your default JLinkSettings.ini file under your project. 1. Enter the utilities settings from KEIL target options (ALT+F7) and click the ... button to select the JLinksettings.ini file.
  • Page 59 Development Kit User Guide v1.0 Liability disclaimer Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Table of Contents

Save PDF