Omega OME-PIO-D56 User Manual page 37

3.3.4 INT Mask Control Register
(Read/Write): wBase+5
Bit 7 Bit 6
0 0
Note. Refer to Sec. 3.1 for more information about wBase.
EN0=0 disable PC0 as a interrupt signal (default)
EN0=1 enable PC0 as a interrupt signal
outportb(wBase+5,0);
outportb(wBase+5,1);
outportb(wBase+5,0x0f);
3.3.5 Aux Status Register
(Read/Write): wBase+7
Bit 7 Bit 6
Aux7 Aux6
Note. Refer to Sec. 3.1 for more information about wBase.
Aux0=PC0, Aux1=PC1, Aux2=PC2, Aux3=PC3, Aux7~4=Aux-ID. Refer to
DEMO5.C for more information. The Aux 0~3 are used as interrupt source. The
interrupt service routine has to read this register for interrupt source identification.
Refer to Sec. 2.5 for more information.
OME-PIO-D56/OME-PIO-D24 User Manual (Ver.2.1, Oct/2003)
Bit 5 Bit 4
0 0
/* disable interrupt
/* enable interrupt PC0
/* enable interrupt PC0, PC1,PC2,PC3
Bit 5 Bit 4
Aux5 Aux4
Bit 3 Bit 2
EN3 EN2
Bit 3 Bit 2
Aux3 Aux2
Bit 1 Bit 0
EN1 EN0
*/
*/
*/
Bit 1 Bit 0
Aux1 Aux0
---- 35