Advertisement
ESEE
E
C
.
'
NOTE:
C ,
B ,
fo il
0405.
040 6.
area
IDENTIFICATION
DRAWING
following
£:}-
•
•
•
_
•
CJ
PICTORIAL 3-6
i n
PART
' I ;
C O N T I N U E
NOTE:
Install
ner shown
si
on
rcu
ead
int
E ,
B , and C . Solder eac h l ead t o the foil
a nd cut o ff th e excess lead length.
4 8#5 %
Fqr
MPS 652
0404,
t h
•
401.
Page 1-51
<
owing transistors in
Fi
p
or with
ou line
fl
board.
sen
i
rrect
es
ated
.g
Gd
{I
FLAT
�nsistors (#
7-1
2) a :
Advertisement
