Block Diagrams; Camera Block Diagram 1 - Sony Cyber-Shot DSC-P5 Service Manual

Hide thumbs Also See for Cyber-Shot DSC-P5:
Table of Contents

Advertisement

DSC-P5

BLOCK DIAGRAMS

3-2. CAMERA BLOCK DIAGRAM 1

CD-340 BOARD
VOUT
10
IC501
3.0 Vp-p
CCD IMAGER
18.5 MHz
(SEE PAGE 4-10)
IC101 9 REC
6.0 Vp-p
18.5 MHz
RG
12
IC101 qd REC
13
H2
20
14
H1
5.6 Vp-p
19
18.5 MHz
SUB
16
IC101 qs REC
V4
1
V3A
2
7.2 Vp-p
V3B
3
125 µsec
IC101 r;, rf, rh REC
V2
4
V1A
5
7.2 Vp-p
V1B
6
125 µsec
IC101 el, ra, rd REC
CSUB
17
CCD TEMP AD
TO
CAMERA BLOCK2
12
(SEE PAGE 3-6)
05
SECTION 3
SY-69 BOARD (1/6)
CN101
Q502
CCD OUT
20
BUFFER
125 µsec
IC101
IC102 e; REC
TIMING
GENERATOR
(SEE PAGE 4-15)
RG
CLPOB
22
3
9
RG
XSHP
16
H2
XSHD
17
4
13
H2
CLPDM
20
H1
12
H1
ADCLK
23
2
VSHT
XCAM SCK
47
SUB
10
SCK
32
CAM SO
SSI
31
XCAM REST
V4
RST
2
40
V4
15
V3A
44
V3A
16
V3B
46
V3B
17
V2
39
V2
12
MCKO
30
V1A
HDI
35
41
V1A
13
VDI
34
V1B
43
V1B
14
XTG CS
SEN
33
CKI
26
Q501
VSUB CONT
SWITCH
9
X101
36.818MHz
TH501
CCD TEMP AD
CCD TEMP
11
SENSOR
X102
Q108
36.562MHz
CAM SO
XCAM SCK
OBCLP LEV
XCAM RESET
XIC102 CS
XTG CS
3.2 Vp-p
36 MHz
V
IC101 wh REC/PB
IC101 ef REC
H
IC101 eg REC
PAL/XNTSC
3-3
1
8
ı
10
30
CCDIN
D0 – D13
12
DATA BUS 14
ı
47
22
48
IC102
S/H, AGC,
1.1 Vp-p
A/D CONV.
(SEE PAGE 4-15)
4.0 Vp-p
18.5 MHz
IC102 qh REC
20
CLPOB
21
XSHP
22
XSHD
23
CLPDM
16
ADCCLK
3.8 Vp-p
18.5 MHz
OBCLP LEV
45
OBL1
IC101 e; REC/PB
XIC102 CS
46
STB
MCK12
48
CA HD
5
CA FD
6
VSUB CNT
202
2 4 5 7 8 10
126 – 129
11 13 42 44
131 – 135
DQ0 – 15
16
DATA BUS
16
45 47 48 50
137 – 140
51 53
142 – 144
99 100
20 – 26
102 – 105
14
ADDRESS BUS
12
A0 – 13
107 – 110
29 – 35
112 114
IC302
96
128M SDRAM
2
97
(SEE PAGE 4-19)
DQML
15
125
DQMU
39
124
XWE
16
122
3.0 Vp-p
XCAS
17
121
XRAS
18
120
CLK
38
94
XCS
19
118
3.0 Vp-p
224 XACLK
X301
16.384MHz
218
179
1.3 Vp-p
16.384 MHz
IC301 <xz, (X301) REC/PB
75 76 78 – 82
D00 – 15
16
DATA BUS
84 – 88 90 – 93
ADIN00 – 11
CAMTEST 0, 1
23 – 29 31 – 35
A01 – 14
14
ADDRESS BUS
37 38
MC XWE1
WRHX
43
MC XWE0
WRLX
42
MC HCLK
CPUCK
72
MC XRD
RDX
39
MC XCS2
CSX2
41
IC301
MC XCS6
CSX
40
CAMERA DSP
IC301FLD
FLD
183
(SEE PAGE 4-17)
MC DRAK0
DRAK1
69
MC DREQ0
DRQ1
67
IRQAUDIO
IRQAU
66
IRQIMG
IRQIMG
64
IRQJPG
IRQJPG
63
AU LRCK
STRB AIN2
STRB ON
STROBE1
199
STRB PHOTO ON
STRB PHOTO ON
158
STRB AIN
STRBAD
203
NTVDO
184
NTVDI
1
XRST SYS
RSTX
59
CLK TG
AU SDTO
SIA
207
AU SDTI
CCDHD
SOA
208
AU XPWDA
CCDFD
XPWDA
213
AU SCLK
SCLK
210
SUBCNTL
AU MCLK
ADCK
211
AU XPWAD
XPWAD
212
AU LRCK
LRCK
209
IRIS IN
146
IRIS EN
IRIS EN
147
MSHUT EN
MSHUT EN
152
DQ00 – DQ15
MSHUT ON
SHUTTER
198
EN0
188
PE DIR0A
DIR0A
189
PE DIR0B
DIR0B
190
EN1
193
PE DIR1A
DIR1A
194
AQ00 – 11
PE DIR1B
DIR1B
195
XFC RST SENS
SENS0
187
XFC RST SENS
149
XZM RST SENS
BA0, BA1
SENS1
191
XZM RST SENS
148
XLENS RST LED
XLENS RST LED
150
QDML
Q309
QDMH
PYO
162
BUFFER
XWE
Q311
CRO
168
BUFFER
XCAS
160 mVp-p
XRAS
Q310
QCLK
H
CBO
165
BUFFER
Q310 4 REC/PB
XCS0
LCDVD
185
HD
182
Q304
YO
173
BUFFER
ACLK
EXTPAL
Q306
CO
176
BUFFER
FILTER
420 mVp-p
H
Q301, 302
Q304 4 REC/PB
CHROMA
Q303
CONTROL
SWITCH
400 mVp-p
VREF1
161
H
VREF2
172
Q308 4 REC/PB
3-4
16
TO CAMERA BLOCK2
1
(SEE PAGE 3-5)
14
TO CAMERA BLOCK2
2
(SEE PAGE 3-5)
SYS V
TO MODE CONTROL BLOCK
3
(SEE PAGE 3-10)
SYS V
TO MODE CONTROL BLOCK
4
(SEE PAGE 3-9)
TO AUDIO/VIDEO/USB
BLOCK
5
(SEE PAGE 3-11)
IRIS IN
PE ENO
TO LENS MOTOR DRIVE BLOCK
6
(SEE PAGE 3-8)
PE EN1
420 mVp-p
H
Q309 4 REC/PB
190 mVp-p
PANEL Y
H
Q311 4 REC/PB
PANEL R-Y
TO LCD BLOCK
7
(SEE PAGE 3-13)
PANEL B-Y
PANEL V
TO LCD BLOCK
8
HDO
(SEE PAGE 3-13)
Y OUT
TO
9
Q308
AUDIO/VIDEO/USB BLOCK
C OUT
(SEE PAGE 3-11)
CNT C
TO
10
CAMERA BLOCK2
PE DAC LEVEL1
(SEE PAGE 3-6)
PE DAC LEVEL2
TO
PAL/XNTSC
11
MODE CONTROL BLOCK
(SEE PAGE 3-9)

Advertisement

Table of Contents
loading

Table of Contents