Table of Contents
Advertisement
IC BLOCK DIAGRAM & DESCRIPTION
IC201 TL431(REGULATOR)
(Top view)
Cathode Anode Reference
1
2
3
IC501 TP6312F(VFD DRIVE)
D
6
IN
D
5
OUT
CLK
8
STB
9
OSC
44
Key1
4
to
10~13
Key4
4
SW1
to
1~4
SW4
Pin No
Symbol
6
D
5
D
9
STB
8
CLK
44
OSC
15 to 20
Seg
1
Seg
21 to 25
Seg
7
37 to 32
Grid
1
26,28 to
Seg
/Grid
11
31
Seg
16
42 to 39
LED
1
10 to 13
KEY
1
1 to 4
SW
1
14,38
V
7,43
V
27
V
All manuals and user guides at all-guides.com
SO8
(Top view)
8
7
6
5
1
2
3
4
Command decoder
Display memory
Serial I/F
16bit x 11 word
Timing generator key
OSC
scan
Key data memory
(4x6)
4 bit latch
42~39
14,38
LED
~LED
V
1
4
(+5V)
Pin Name
Data input
Input serial data at rising edge of shift clock,startong from
IN
the lower bit.
Data output
Outputs serial data at falling edge of shift clock,starting
OUT
from the lower bit. This is N-ch open-drain output pit.
Strobe
Initializes the serial interface at rising or falling edge to
make TP6312E waiting for reception of command.
Data input after STB has fallen is processed as command.
While command data is processed,current processing is
stopped,and serial interface is initialzed.
While STB is high,CLK is ignored.
Clock input
Reads serial data at rising edge,and outputs data at
falling edge.
Oscillator pin
Connect a resistor to this pin to determine the oscillation
frequency to this pin.
/KS
to
High-voltage output
Segment output pins
1
/KS
(Dual function as key source)
6
6
to Seg
High-voltage output
Segment output pins
11
(segment)
to Grid
High-voltage output
Grid output pins
6
(grid)
to
High-voltage output
These pins are selectable for segment or grid driving.
11
/Grid
(segment/grid)
7
to LED
LED output
CMOS output. +20 mA max
4
to KEY
Key data input
Data input to these pins is latched at the end of display
4
cycle.
to SW
Switch input
These pins constitute 4-bit general-purpose input port.
4
Logic power
5V – 10%
DD
Logic ground
Connect this pin to system GND.
SS
Pull-down level
V
-35V max
EE
DD
1- Cathode
2- Anode
2-
3- Anode.
4- N.C.
5- N.C.
6- Anode
7- Anode.
8- Reference
Dimming circuit
Seg
16
11
1
15~25
to
Seg
11
5
5
Seg
12
26,
28~31
Seg
16
5
11
6
Grid
1
to
37~32
Grid
6
7,43
27
V
V
DD
SS
EE
(0V)
(-30V)
Description
- 17 -
/Gird
11
to
/Gird
7
Advertisement
Table of Contents
