Table of Contents
Advertisement
Names
Pin Numbers
AUX3[4]
CAMIN4
AUX3[3]
CAMIN3
CAMIN2
AUX3[2]
CAMIN1
AUX3[1]
CAMIN0
AUX3[0]
MCLK
RESET#
RBCK
TDMCLK
CLK
I
SR[20:27]
85-92
VREF
COMP
YUV3
RSET
YUV4
LGE Internal Use Only
I/O
Definitions
I/O
Aux3 data I/O 4.
74
I
Camera input 4.
I/O
Aux3 data I/O 3.
75
I
Camera input 3.
76
I
Camera input 2.
I/O
Aux3 data I/O 2.
I
Camera input 1.
80
I/O
Aux3 data I/O 1.
I
Camera input 0.
81
I/O
Aux3 data I/O 0.
82
I/O
Audio master clock for audio DAC.
83
I
Reset (active-low).
I/O
Audio receive bit clock.
84
I
TDM bit clock.
System clock.
I/O
Application specific pins. Refer to Table 2 for details.
96
I
Internal voltage reference to video DAC.
I
Compensation input.
97
O
YUV pixel 3 output data.
I
DAC current adjustment resistor input.
98
O
YUV pixel 4 output data.
3-58
Copyright © 2008 LG Electronics. Inc. All right reserved.
Only for training and service purposes
Advertisement
Table of Contents
