D-Board Block Diagram - Panasonic TH-32LHD7UY Service Manual

Hide thumbs Also See for TH-32LHD7UY:
Table of Contents

Advertisement

TH-32LHD7UY / TH-32LHD7UXK / TH-32LHD7UXS / TH-32LHD7EK / TH-32LHD7ES / TH-32LHD7BK / TH-32LHD7BS

14.8. D-Board Block Diagram

D
Board
<TZTNP010Q61>
IC9869
J1
D1
MAIN
AG_PR_M
CLAMP
4
PR(M)
AG_Y_M
VSYNC
Y(M)
8
AG_PB_M
HSYNC
PB(M)
12
AG_HD_M
AG_HD(M)
16
AG_VD_M
18
AG_VD(M)
SUB
AF_PR_S
P5V
IC9867
PR(S)
1
AF_Y_S
Y(S)
5
IC9868
AF_PB_S
9
PB(S)
AF_HD_S
AF_HD(S)
13
AF_VD_S
AF_VD(S)
15
AF_DPMS_HD
17
IC9863
AF_DPMS_VD
20
MM_RX0-3+
MM_RX0-3-
J5
D5
J6
TX0-(M)
2
P5V
TX0+(M)
3
IC9862
TX1-(M)
5
TX1+(M)
6
TX2-(M)
8
TX2+(M)
9
IC9208
11
TXC-(M)
TXC+(M)
12
TX3-(M)
14
TX3+(M)
15
TX0-(S)
17
CLAMP
TX0+(S)
18
VSYNC
TX1-(S)
20
HSYNC
TX1+(S)
21
23
TX2-(S)
TX2+(S)
24
TXC-(S)
26
P5V
TXC+(S)
27
IC9206
29
TX3-(S)
IC9207
TX3+(S)
30
IC9203
MM_RX0-3+
MM_RX0-3-
P5V
IC9202
P5V
D25
P12V
P25
+12V
1
P5V
+12V
2
+5V
5
PANEL5V
6
+5V
P12V
PANEL+5V
9
PANEL+5V
10
P12V
3.3V
STB5V
TH-32LHD7UY/UXK/UXS/EK/ES/BK/ES
D-Board Block Diagram
31
All manuals and user guides at all-guides.com
8bit RGB AD
IC9861
RGB*3
BUS SW
R
Black
8-bit
CLAMP
FPGA
ADC
Loop
DTCLK
P5V
VSYNC
SYNC SEPA
HSYNC
SERIAL I/F
REG
LVDS RX
IC9860
BUS SW
8bit R
CMOS/TTL
8bit G
CONV.
8bitB
P5V
REG
8bit RGB AD
IC9201
RGB*3
BUS SW
R
8-bit
Black
CLAMP
FPGA
ADC
Loop
DTCLK
P5V
VSYNC
SYNC SEPA
HSYNC
SERIAL I/F
IC9850
3.3V
REG
5V->3.3V
LVDS RX
IC9200
BUS SW
8bit R
CMOS/TTL
8bit G
CONV.
8bit B
P5V
REG
LED_G
LED_R
1.8V
NRST
IC9212
5VTXD_TU
1.8V
SW REG
3.3V
IC9210
Q9306
Q9307
3.3V
Q9305
SW REG
TV_ON/OFF SW
1.5V1
IC9209
1.5V
SW REG
STB3.3V
2.5V
IC9213
STB5V
STB5V
P5V
2.5V
SW REG
STB3.3V
IC9214
3.3V
REG
D27
D3
2
3
4
7
8
6
1
9 29 2
4
5
6
7 11
12
P27
J3
32
33
IC9501
VIDEO/PANEL CONTROL
3.3V
2.5V
1.5V
IC9505
MM_R0-7
MM_G0-7
DDR-SDRAM
2.5V
MM_B0-7
H/V CONTROL
FORMAT CONVERSION
I/P CONV
QUALITY OF IMAGE COMPENSATION
SB_R0-7
SB_G0-7
HV EMHASIS
IC9500
SB_B0-7
GAMMA CORR
OSD
CLOCK GENE.
OSD_VD0
CHROMA ADJ
OSD_HD0
MCKREF
CLK6
3.3V
OSD_CLK
REFCK
CLK7
CLOCK CONTROL
SCKREF
CLK8
OSD0-OSD15
OCKREF
CLK3
CLK1
HD
VD
PWMOUT
CLK4
DCK
IC9701
SYNC PRO - FPGA
HD_ADM
IC9704
VD_ADM
CLP_M
HD_OUT_M
3.3V
FPGA CONT
VD_OUT_M
HD_D_M
VD_D_M
HD_ADS
VD_ADS
CLP_S
HD_OUT_M
SW
VD_OUT_M
HD_D_M
1.8V
VD_D_M
SYNC PRO.
HD_M
3.3V
VD_M
HD_S
VD_S
IC9003
MICOM
OSDKXI
P12V
DPMS_HD
P5V
DPMS_VD
IC9000
1.5V1
Q9306
Q9306
5V_SOS
Q9307
Q9307
5V->3.3V
STB5V
3.3V
3.3V_SOS
SOS DET
LED_G
LED_R
NRST
3VTXD_TU
3VRXD_TU
TV_ON/OFF
IC9007
IC9005
STB3.3V
STB3.3V
5V->3.3V
STB3.3V
RESET
RESET
PS_SOS
ALL_OFF1
FAN_SOS
SOUND_MUTE
CABLE_DET
POWER_STAT
Q9000,02
SCL3
RTC_INT
SDA3
5V->3.3V
STB_ON
13 15
16
17 19
21
23 25
26
27
28
FACTORY USED
34
35
54
IC9400
LVDS DRIVER
RX0-
BUFFER
RX0+
R/G/B
RX1-
TTL
(8bit)
RX1+
PARALLEL
CLK
DATA
RX2-
RX2+
LVDS
RXCLK-
HS/VS
RXCLK+
RX3-
3.3V
IC9506
RX3+
+3.3V
FLASH MEMORY
3.3V
PANEL5V_SOS
Q9404
PANEL5V
5V(P)
Q9401
PANEL_ON
PANEL ON/OFF
3.3V
IC9410, IC9411, IC9412
PWM_HARF
IC9413, IC9414, IC9415
IC9416
PWM DUTY_SEL
PWM CIRCUIT
A-DIM
BL_ON/OFF
INV_SOS
OSD_VD0
OSD_HD0
OSD_CLK
OSD0-OSD15
PANEL5V_SOS
PANEL_ON
PWM_HARF
PWM DUTY_SEL
IC9006
INV_SOS
BL_ON/OFF
FLASH MEMORY
A-DIM
STB3.3V
PANEL5V_SOS
A00-A15
D00-D15
IC9002
KEY SCAN
CATS
STB5V
OR
STB3.3V
REMOTE OUT
A
Q9007
Y
REMOTE IHN
INV
B
Q9015,16
Q9008
5V->3.3V
REMOTE IN
INV
IC9004
EEPROM
STB3.3V
SDA1
SCL1
STB3.3V
STB5V
D4
14
1
2
4
5
6
7
8
9
10
11
TH-32LHD7UY/UXK/UXS/EK/ES/BK/ES
D-Board Block Diagram
36
37
D20
LCD PANEL
2
SEL_LVDS
26
RX0-
25
RX0+
23
RX1-
22
RX1+
20
RX2-
19
RX2+
17
RXCLK-
RXCLK+
16
14
RX3-
13
RX3+
5
+5V(P)
4
+5V(P)
3
+5V(P)
2
+5V(P)
1
+5V(P)
D24
LCD PANEL
6
P_DIM
A_DIM
5
4
BL_ON/OFF
3
INV_SOS
R34
D34
V35
3
KEY SCAN
4
STB+5V
5
LED(G)
6
LED(R)
8
REMOTE
9
OPT
38

Advertisement

Table of Contents
loading

Table of Contents