Download Print this page

Cisco Catalyst X6524 White Paper page 10

Cisco catalyst x6524: supplementary guide
Hide thumbs Also See for Catalyst X6524:

Advertisement

Figure 10. WRED
WRED is built into the port ASIC and is performed in hardware. There is no performance penalty applied when WRED is in use.
Scheduling: WRR
With multiple queues on each switch port, WRR (see Figure 11) provides a way to schedule and send data held in those queues onto the wire.
Used on the egress port, the configuration of WRR allows a weighting to be assigned to each queue, which is then used to determine the amount
of bandwidth to which each queue has access. The "round-robin" aspect of the algorithm allows each queue to be serviced in turn, sending a set
amount of data before moving onto the next queue.
Figure 11. WRR
© 2005 Cisco Systems, Inc. All rights reserved.
Important notices, privacy statements, and trademarks of Cisco Systems, Inc. can be found on cisco.com.
Page 10 of 18

Advertisement

loading