Table of Contents
Advertisement
P{2}
TS0ERR
P{2}
TS0CLK
P{2}
TS0VALID
P{2}
TS0SYNC
P{2}
TS0DATA[7:0]
System Control
The PWM2030 incorporates a TX49
) for system control. The TX49 core issues instructions to the CRISC as well as to the
processor
peripheral controllers such as PCIC (
from the TX49 core, the CRISC controls decoders such as video (VDEC), and audio (AUDIO),
System Control Detail Block Diagram
United Memory
DDR SDRAM ( U35 , U36 ) is externally connected to the PWM2030. In addition to the CRISC and
TX49 core, the unified memory allows all internal decoders can share data via VMMS (
Memory System ,Controls external DDR-SDRAM 64 bits) ,
capacities.
ViewSonic Corporation
All manuals and user guides at all-guides.com
U29C
PWM2030
AB24
TS0REQ
PIXCLKO0
AB25
TS0CLK
HSYNCO0
AC26
TS0VALID
VSYNCO0
AB23
TS0SYNC
VOUT0
TS0DATA0
AE23
TS0DATA0
VOUT1
TS0DATA1
AD23
TS0DATA1
VOUT2
TS0DATA2
AF24
TS0DATA2
VOUT3
TS0DATA3
AE24
TS0DATA3
VOUT4
TS0DATA4
AD25
TS0DATA4
VOUT5
TS0DATA5
AD26
TS0DATA5
VOUT6
TS0DATA6
AC24
TS0DATA6
VOUT7
TS0DATA7
AC25
TS0DATA7
VOUT8
VOUT9
VOUT10
W26
TS1REQ
VOUT11
V23
TS1CLK
VOUT12
W24
TS1VALID
VOUT13
W25
TS1SYNC
VOUT14
VOUT15
AB26
TS1DATA0
AA23
TS1DATA1
PIXCLKO1
AA24
TS1DATA2
HSYNCO1
AA25
TS1DATA3
VSYNCO1
AA26
TS1DATA4
Y24
TS1DATA5
Y25
TS1DATA6
TSCLKI
W23
TS1DATA7
TSOCLK
TSOVALID
TSOSYNC
U23
TS2REQ
U24
TS2CLK
TSODATA0
V25
TS2VALID
TSODATA1
V26
TS2SYNC
TSODATA2
V24
TS2DATA
TSODATA3
TSODATA4
TSODATA5
T25
TS3REQ
TSODATA6
R23
TS3CLK
TSODATA7
U26
TS3VALID
T24
TS3SYNC
U25
TS3DATA
core (
core
PCI Controller)
13
RCLK1
C14
4
5
RP50
RHS1
A15
3
6
47
RVS1
D14
2
7
1
8
RVOUT0
PVOUT0
C19
8
1
RP51
RVOUT1
PVOUT1
B19
7
2
47
A19
RVOUT2
6
3
PVOUT2
RVOUT3
PVOUT3
D18
5
4
RVOUT4
PVOUT4
C18
4
5
RP52
B18
RVOUT5
3
6
47
PVOUT5
RVOUT6
PVOUT6
A18
2
7
RVOUT7
PVOUT7
D17
1
8
RVOUT8
PVOUT8
C17
8
1
RP53
RVOUT9
PVOUT9
B17
7
2
47
RVOUT10
PVOUT10
A17
6
3
RVOUT11
PVOUT11
C16
5
4
RVOUT12
PVOUT12
B16
4
5
RP54
RVOUT13
PVOUT13
D15
3
6
47
RVOUT14
PVOUT14
C15
2
7
RVOUT15
PVOUT15
B15
1
8
1
8
RP55
RCLK2
A13
2
7
47_NC
RHS2
B14
3
6
A14
RVS2
4
5
M23
Digital Video Signal output
N23
N25
N24
R24
R25
R26
P23
P24
P25
P26
N26
core
and a CRISC (
64-bit MCU
)
, USB, and UART. Based on the instructions sent
which reduces external memory types and
Confidential - Do Not Copy
PCLK1
PHS1
P{8}
PVS1
PVOUT[15:0]
Control 32-bit RISC
Virtual Multi-port
N4261w-1M
Advertisement
Table of Contents
