Table of Contents

Advertisement

Quick Links

sales@artisantg.com
artisantg.com
(217) 352-9330 |
|
Click HERE
Find the Emerson / Motorola / Force Computers CPU-5CE/32 at our website:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SPARC CPU-5CE and is the answer not in the manual?

Questions and answers

Summary of Contents for Force Computers SPARC CPU-5CE

  • Page 1 (217) 352-9330 | Click HERE Find the Emerson / Motorola / Force Computers CPU-5CE/32 at our website:...
  • Page 2 SPARC/CPU-5CE Installation Guide Edition No. 3.0 October 1996 P/N 203510 FORCE COMPUTERS Inc./GmbH All Rights Reserved This document shall not be duplicated, nor its contents used for any purpose, unless express permission has been granted. Copyright by FORCE COMPUTERS...
  • Page 3: Table Of Contents

    SPARC/CPU-5CE Installation Guide Table of Contents Table of Contents Introduction....................1 1.1. Caution......................1 1.2. Location Diagram of the SPARC CPU-5CE Board ........2 1.3. SPARC CPU-5CE Technical Reference Manual Set ........2 1.4. Before Powering Up ..................5 1.4.1. Default Switch Settings ................5 1.5.
  • Page 4 Table of Contents SPARC/CPU-5CE Installation Guide Page ii FORCE COMPUTERS...
  • Page 5 Figure 7. Serial Ports A and B Connector Pinout ............27 Figure 8. Keyboard/Mouse Connector ..............28 Figure 9. The IOBP-10 .....................31 Figure 10. The 48-bit (6-byte) Ethernet address ............38 Figure 11. The 32-bit (4-byte) host ID ...............38 FORCE COMPUTERS Page iii...
  • Page 6 List of Figures SPARC/CPU-5CE Installation Guide Page iv FORCE COMPUTERS...
  • Page 7 Commands to Display System Information..........19 Table 6. Features of the Front Panel ............... 24 Table 7. SPARC CPU-5CE Connectors ..............25 Table 8. Ethernet the Connector Pinout..............26 Table 9. Serial Ports A and B Connector Pinout for RS-232 ......... 27 Table 10.
  • Page 8 List of Tables SPARC/CPU-5CE Installation Guide Page vi FORCE COMPUTERS...
  • Page 9: Introduction

    Installation Guide Introduction This Installation Guide provides instructions for powering up the SPARC CPU-5CE board. The Installation Guide, which you have in your hand now, appears both as Section 2 of the SPARC CPU-5CE Technical Reference Manual and as a stand-alone Installation Guide. This stand-alone Installation Guide is delivered by FORCE COMPUTERS with every board.
  • Page 10: Location Diagram Of The Sparc Cpu-5Ce Board

    SPARC CPU-5CE Technical Reference Manual Set Also available from FORCE COMPUTERS is the SPARC CPU-5CE Technical Reference Manual Set. This set includes the SPARC CPU-5CE Technical Reference Manual as well as two additional books. The SPARC CPU-5CE Technical Reference Manual provides a comprehensive hardware and software guide to your board and is intended for those persons who require complete information.
  • Page 11: Figure 1. Diagram Of The Cpu-5Ce

    SSPARC/CPU-5CE Installation Guide FIGURE 1. Diagram of the CPU-5CE FORCE COMPUTERS Page 3...
  • Page 12: Figure 2. Highlighted Diagram Of The Cpu-5Ce

    SPARC/CPU-5CE FIGURE 2. Highlighted Diagram of the CPU-5CE S4-VME Rotary Switch microSPARC-II B5 B4 NCR89105 NCR89100 BOOT EPROM J125 J124 B1 B2 B6 B7 Device # 2 Upper Device # 1 Lower RTC/ NVRAM USER EPROM Page 4 FORCE COMPUTERS...
  • Page 13: Before Powering Up

    RTS +/- on Front Panel Connector for RS-422 ON=Available, OFF=Not Available SW3-5 CTS on Front Panel Connector for RS-232 or CTS +/- on Front Panel Connector for RS-422 ON=Available, OFF=Not Available SW3-6 RTXC +/- on Front Panel Connector for RS-422 ON=Available, OFF=Not Available FORCE COMPUTERS Page 5...
  • Page 14 Test Switch, must be OFF SW5-1 VMEbus Slot1 Device ON = Slot-1 Device, OFF = Not Slot-1 Device SWITCH 8 SW8-2 Abort Key Control ON=Abort Key enable, OFF=Abort Key disable SW8-1 Reset Key Control ON=Reset Key enable, OFF=Reset Key disable Page 6 FORCE COMPUTERS...
  • Page 15 Switch 3 and Switch 4. Do not set the switches (SW3-1 and SW3-2), or (SW3-3 and SW3-4), or (SW3-5 and SW3-6) to ON at the same time and do not set the switches (SW4-1 and SW4-2), or (SW4-3 and SW4-4), or (SW4-5 and SW4-6) to ON at the same time! FORCE COMPUTERS Page 7...
  • Page 16: Powering Up

    1.5.2 VMEbus SYSRESET Switches When the SPARC CPU-5CE is a VMEbus slot-1 device, it generates the SYSRESET signal to the VMEbus. This can be disabled by setting the switch SW9-1 to OFF. An external SYSRESET generates an on-board RESET in the default switch setting, i.e., SW9-2 is ON.
  • Page 17: Reset And Abort Key Enable

    SCSI Termination Termination for the SCSI interface is enabled when SW2-6 is ON. This is the default setting. CAUTION Before installing the SPARC CPU-5CE in a microforce chassis, please first disable the SCSI termination by setting switch SW2-6 to OFF. 1.5.6 Boot Flash EPROM Write Protection Both Boot Flash EPROMs are write protected via the switch SW2-3.
  • Page 18: Parallel Port Or Floppy Interface Via Vme P2 Connector

    Enlarged View of CPU-5CE B2 B3 B1 VMEbus P2 Connector Switch Matrix connected to B3 & B1 The switch matrix plugs into connectors B1 and B3 and the parallel port is accessible through the VMEbus P2 connector. Page 10 FORCE COMPUTERS...
  • Page 19: Ethernet Via Front Panel Or Vme P2 Connector

    To configure the Ethernet interface to be accessible from the VMEbus P2 connector, the configuration switch matrix must be plugged into connectors B8 and B10. WARNING When the Ethernet interface is configured via P2, do not connect the Ethernet at the front panel. FORCE COMPUTERS Page 11...
  • Page 20: Openboot Firmware

    Reset the System • OpenBoot Help For detailed information concerning OpenBoot, please see the OPEN BOOT PROM 2.0 MANUAL SET. This manual is included in the SPARC CPU-5CE Technical Reference Manual Set. 1.6.1 Boot the System The most important function of OpenBoot firmware is booting the system. Booting is the process of loading and executing a stand-alone program such as the operating system.
  • Page 21 -h halt after loading the program. NOTE: These options are specific to the operating system and may differ from system to system. To explicitly boot from the internal disk, type: boot disk or at the Restricted Monitor prompt: b disk > FORCE COMPUTERS Page 13...
  • Page 22: Table 2. Device Alias Definitions

    External disk SCSI-ID 0 tape /iommu/sbus/espdma/esp/st@4,0 First tape drive SCSI-ID 4 tape0 /iommu/sbus/espdma/esp/st@4,0 First tape drive SCSI-ID 4 tape1 /iommu/sbus/espdma/esp/st@5,0 Second tape drive SCSI-ID 5 cdrom /iommu/sbus/espdma/esp/sd@6,0:d CD-ROM partition d, SCSI-ID 6 /iommu/sbus/ledma/le Ethernet floppy /obio/SUNW,fdtwo Floppy drive Page 14 FORCE COMPUTERS...
  • Page 23: Nvram Boot Parameters

    NVRAM configuration parameters. If the parameter diag-switch? is false, boot-device and boot-file are used. Otherwise, the OpenBoot firmware uses diag-device and diag-file for booting. For a detailed description of all NVRAM configuration parameters, please refer to the OPEN BOOT PROM 2.0 MANUAL SET. FORCE COMPUTERS Page 15...
  • Page 24: Diagnostics

    (If is omitted, the root node is used.) watch-clock Monitor the clock function watch-net Monitor network connection To check the on-board SCSI bus for connected devices, type: probe-scsi Target 3 Unit 0 Disk MICROP 1684-07MB1036511AS0C1684 Page 16 FORCE COMPUTERS...
  • Page 25 (0) is the base address of the memory bank to be tested, the second number (27) is the number of megabytes remaining. If the CPU board is working correctly, the memory is erased and tested and you will receive the ok prompt. If the PROM or the on-board memory is not FORCE COMPUTERS Page 17...
  • Page 26 The system monitors the network traffic, displaying “.” each time it receives a valid packet and displaying “X” each time it receives a packet with an error that can be detected by the network hardware interface. Page 18 FORCE COMPUTERS...
  • Page 27: Display System Information

    Display ID PROM contents, formatted. .traps Display a list of SPARC trap types. .version Display version and date of the Boot PROM. show-devs Display a list of all device tree nodes. devalias Display a list of all device aliases. FORCE COMPUTERS Page 19...
  • Page 28: Reset The System

    A list of all available help categories is displayed. These categories may also contain subcategories. To get help for special forth words or subcategories just type help [name]. An example is shown on the next page. Page 20 FORCE COMPUTERS...
  • Page 29 The on-line help shows you the forth word, the parameter stack before and after execution of the forth word ( before -- after), and a short description. The on-line help of the Forth Monitor is located in the boot PROM, so there is not an online help for all forth words. FORCE COMPUTERS Page 21...
  • Page 30: How To Install An Openboot Rom

    4. Insert the new OpenBoot ROM labeled ROM #2 (2.15.2) in socket J125. Note the position of the diagonally cut edge on the ROM and place the new ROM on the board accordingly. 5. Install the SPARC CPU-5CE in the VMEbus rack. You are now ready to power up. Page 22...
  • Page 31: Front Panel

    SSPARC/CPU-5CE Installation Guide Front Panel FIGURE 5. Diagram of the Front Panel RESET ABORT STATUS FORCE COMPUTERS Page 23...
  • Page 32: Features Of The Front Panel

    Reset and Abort key • Status LEDs on the front panel • Hex display on the front panel These features are described in detail in Section 3 of the SPARC CPU-5CE Technical Reference Manual. Table 6: Features of the Front Panel Device Function...
  • Page 33: Sparc Cpu-5Ce Connectors

    SSPARC/CPU-5CE Installation Guide SPARC CPU-5CE Connectors The connectors on the SPARC CPU-5CE are listed in the following table. Table 7: SPARC CPU-5CE Connectors Manufacturer Part Function Location Type Number Ethernet Front Panel 15-pin D-Sub AMP 747845-4 Serial Port A Front Panel...
  • Page 34: Ethernet Connector Pinout

    The following table is a pinout of the Ethernet connector. The figure below shows the Ethernet connector and pin numbers. Table 8: Ethernet the Connector Pinout Function Collision+ Transmit Data+ Receive Data+ N.C. Collision- Transmit Data- Receive Data- +12VDC N.C. FIGURE 6. Pinout of theEthernet Cable Connector Page 26 FORCE COMPUTERS...
  • Page 35: Serial Ports A And B Connector Pinout

    Received Signals TxD-Transmit Data RxD-Receive Data RTS-Request To Send CTS-Clear To Send SYNC DTR-Data Terminal Ready DCD-Data Carrier Detect TRXC-DTE Terminal Clock TRXC-DCE Terminal Clock RTXC-DCE Terminal Clock FIGURE 7. Serial Ports A and B Connector Pinout FORCE COMPUTERS Page 27...
  • Page 36: Keyboard/Mouse Connector Pinout

    The keyboard and mouse port is available on the front panel via a Mini DIN connector. Table 10: Keyboard/Mouse Connector Pinout Function +5VDC Mouse In Keyboard Out Keyboard In Mouse Out +5VDC FIGURE 8. Keyboard/Mouse Connector 8 7 6 Page 28 FORCE COMPUTERS...
  • Page 37: Vme P2 Connector Pinout

    SCSI ACK VME D21 +12VDC +12VDC SCSI RST VME D22 SCSI MSG VME D23 SCSI SEL ETH REC+ ETH REC+ SCSI CD VME D24 ETH REC- ETH REC- SCSI REQ VME D25 ETH TRA+ ETH TRA+ FORCE COMPUTERS Page 29...
  • Page 38 CTS Port A +5VDC CTS Port B CTS Port B Notes: 1) For further information, see “Parallel Port Interface Via VME P2 Connector” on page 10. 2) For further information, please see “Ethernet Interface Availability” on page 11. Page 30 FORCE COMPUTERS...
  • Page 39: The Iobp-10 Connectors

    VMEbus P2 connector. The diagram below shows all the connectors. This IOBP-10 back panel is especially designed for the SPARC CPU-5CE. Do not use any other I/O back panels on the SPARC CPU-5CE, for example, the IOBP-1. FIGURE 9.
  • Page 40: Table 12. Iobp-10 P1 Pinout

    SCSI MSG N.C. SCSI SEL ETH REC+ ETH REC+ SCSI CD N.C. ETH REC- ETH REC- SCSI REQ N.C. ETH TRA+ ETH TRA+ SCSI IO N.C. ETH TRA- ETH TRA- RESERVED N.C. ETH COL+ ETH COL+ Page 32 FORCE COMPUTERS...
  • Page 41 CTS Port A N.C. CTS Port B CTS Port B Notes: 1) For further information, see “Parallel Port Interface Via VME P2 Connector” on page 10. 2) For further information, please see “Ethernet Interface Availability” on page 11. FORCE COMPUTERS Page 33...
  • Page 42: Table 13. Iobp-10 P2 Pinout (Scsi)

    SCSI Data 3 SCSI Data 4 SCSI Data 5 SCSI Data 6 SCSI Data 7 SCSI DP TERMPWR N.C. SCSI ATN SCSI BSY SCSI ACK SCSI RST SCSI MSG SCSI SEL SCSI CD SCSI REQ SCSI IO Page 34 FORCE COMPUTERS...
  • Page 43: Table 14. Iobp-10 P3 Pinout (Floppy)

    Signal Signal FPY EJECT FPY DENSEL FPY DENSENS N.C. FPY INDEX FPY DRVSEL N.C. N.C. FPY MOTEN FPY DIR FPY STEP FPY WRDATA FPY WRGATE FPY TRACK0 N.C. FPY WRPROT FPY RDDATA FPY HEADSEL FPY DISKCHG FORCE COMPUTERS Page 35...
  • Page 44: Table 15. Iobp-10 P4 Pinout (Centronics)

    CENTR Data 4 CENTR Data 5 CENTR Data 6 CENTR Data 7 CENTR ACK CENTR BSY CENTR PE CENTR SLCT CENTR INIT CENTR AF CENTR ERR N.C. N.C. N.C. N.C. N.C. CENTR SLCT IN N.C. N.C. N.C. N.C. Page 36 FORCE COMPUTERS...
  • Page 45: Table 16. Iobp-10 P5 Pinout (Serial)

    RxD Port B RxD Port A RTS Port B RTS Port A CTS Port B CTS Port A Table 17: IOBP-10 Pinout (Ethernet) Function Collision+ Transmit Data+ Receive Data+ N.C. N.C. Collision- Transmit Data- Receive Data- +12VDC N.C. FORCE COMPUTERS Page 37...
  • Page 46: How To Determine The Ethernet Address And Host Id

    The 32-bit (4-byte) host ID Byte These 8 bits identify The least significant 24 bits contain the the architecture type. sum of 8B.7000 (machine specific base value) and the rightmost 2 bytes of the board’s Ethernet address. Page 38 FORCE COMPUTERS...
  • Page 47: Publication History Of The Manual

    SSPARC/CPU-5CE Installation Guide 1.10 Publication History of the Manual Below is a description of the publication history of this SPARC CPU-5CE Installation Guide. Table 18: History of Manual Revision No. Description Date First Print July 1994 Editorial Changes July 1995...
  • Page 48 Installation Guide SPARC/CPU-5CE Page 40 FORCE COMPUTERS...

This manual is also suitable for:

Sparc cpu-3ce

Table of Contents