Table of Contents
Advertisement
Pin No.
Pin Name
78
MDATA7
79
LDQM
80
UDQM
81
VDD
82
MWE
83
VSS
84
SD-CLK
85
SD-CAS
86
SD-RAS
87
VDD
88
SD-CS1
89
VSS
90
SD-CS0
91
VDD2.5
92
NC
93
VSS
94
NC
95
VDD
96
MADDR9
97
VSS
98 to 100
MADDR11, 8, 10
101
VDD
102
MADDR7
103
VSS
104 to 106
MADDR0, 6, 1
107
VDD
108
MADDR5
109
VSS
110 to 112
MADDR2, 4, 3
113
VDD
114
MADDR12
115
VSS
116
MADDR13
117
VDD2.5
118
MADDR14
119
VSS
120 to 122
MADDR15 to 17
123
VDD
124
MADDR18
125
VSS
126, 127
MADDR19, 20
128
ROM-CS
129
RESERVED
130
NC
131, 132
GND
133
RESERVED
134
VDD
135
RESERVED
136
VSS
137 to 141
RESERVED
142, 143
VDATA0, 1
144
VDD2.5
145
VDATA2
I/O
I/O
Memory data 7 input/output
O
SDRAM LDQM output for DRAM IC (IC520).
O
SDRAM UDQM output for DRAM IC (IC520).
—
Power supply pin (+3.3 V)
O
SDRAM write enable output for DRAM IC (IC520).
—
Ground
O
SDRAM system clock output for DRAM IC (IC520).
O
SDRAM column address output for DRAM IC (IC520).
O
SDRAM row address output for DRAM IC (IC520).
—
Power supply pin (+3.3 V)
O
SDRAM bank select 1 output for DRAM IC (IC520). (Not used in this set)
—
Ground
O
SDRAM bank select 0 output for DRAM IC (IC520).
—
Power supply pin (+2.5 V)
O
Not used. (Open)
—
Ground
O
Not used. (Open)
—
Power supply pin (+3.3 V)
O
Memory address 9 output
—
Ground
O
Memory address 11, 8 and 10 output
—
Power supply pin (+3.3 V)
O
Memory address 7 output
—
Ground
O
Memory address 0, 6 and 1 output
—
Power supply pin (+3.3 V)
O
Memory address 5 output
—
Ground
O
Memory address 2, 4 and 3 output
—
Power supply pin (+3.3 V)
O
Memory address 12 output
—
Ground
O
Memory address 13 output
—
Power supply pin (+2.5 V)
O
Memory address 14 output
—
Ground
O
Memory address 15 to 17 output
—
Power supply pin (+3.3 V)
O
Memory address 18 output
—
Ground
O
Memory address 19 and 20 output (Not used in this set)
O
ROM chip select output for ROM IC (IC521).
I
Not used. (Fixed at L in this set)
O
Not used. (Open)
—
Ground
I
Not used. (Fixed at L in this set)
—
Power supply pin (+3.3 V)
I
Not used. (Fixed at L in this set)
—
Ground
I
Not used. (Fixed at L in this set)
O
Video data bus 0 and 1 output
—
Power supply pin (+2.5 V)
O
Video data bus 2 output
Pin Description
CSX-V58MP
15
Advertisement
Table of Contents
