Download
Share
Print this page
Atari PC5 User Manual
  1. Manuals
  2. Brands
  3. Atari Manuals
  4. Desktop
  5. PC5
  6. User manual
Atari PC5 User Manual

Atari PC5 User Manual

Ami-386 bios plus
Hide thumbs

Advertisement

Quick Links

Download this manual
ATARI Computer GmbH
Technologiezentrum
P
s
· e -
i
.
"!.f
-
:
.•
.
..
�
. .
"
......
.
•.:';'"
·;-�"'l
•
·--
-
....
.. --

Advertisement

loading
Need help?

Need help?

Do you have a question about the PC5 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Atari PC5

Summary of Contents for Atari PC5

  • Page 1 ATARI Computer GmbH Technologiezentrum · e - "!.f .• � " ..•.:';'" ·;-�"'l • ·-- ..--...
  • Page 2 AJ\11-386 BIOS PLUS USER MANUAL American Mega trends Inc. 4025 Pleasantdale Road, Ste 320 Atlanta, Ga - 30340 Ph. (404) 263 8181 Fax. ( 404) 263 9381 AT:..R l Comp ::\:?; t.r:.::! : Tech nolo gl�7'2 � "' �; Ju liu s- Ko n� Gn -� :, ..3300 erau nsch welg ATAR I ToL: 05 31 / 50 00 17...

  • Page 3: Table Of Contents

    Table Contents Section I Installing the AMI-386 BIOS . - Memory Test Bypass CMOS Setup ..Summary of Set-up . When does the BIOS prompt you to run Set-up? . Errors Reported By AMI-BIOS Appendix B & Figures Section Overview .

  • Page 5: Cmos Setup

    5.0 CMOS Setup Immediately after the memory and cache test, you will get the following prompt on the screen : Press <DEL> key to run SETUP Utility Hit <DEL> key to get into the Setup Mode. Note that <DEL> key will get ·...
  • Page 6 5.0.2 CMOS Initialized Under these conditions you would see the foliowing messages : Fixed disk drive C type : X (if installed else Not Installed.) - Fixed disk drive D type : X (if installed else Not Installed.) Diskette drive A is 3 1/2" Diskette drive B is Double Sided (Other options as above) Base Memory Size is...
  • Page 9 10.0.1 Fatal Errors Beep Count Meaning DRAM refresh failure . Parity Circuit failure. Base 64KB RAM failure. System Timer failure. Processor Failure. Keyboard Controller - Gate A20 error. Virtual Mode Exception Error. Display Memory R/W Test Failure. (*) ROM-BIOS CheckSum Failure. (*) Non-Fatal Error.
  • Page 10 BIOS. Thus it is possible to boot off directly from a 3 1/2" drive. Earlier versions of DOS would require the use of DRIVER.SYS to provide the necessary support. - A few points would have to be kept in mind when you use the 3 1/2"...

  • Page 11: 1.0. Overview

    Section - 2 1.0. Overview A:tvll-386 BIOS PLUS provides the following in a ROM : a) Field proven extensively used A:tvU-386 BIOS. b) Built-in CMOS setup utility with support for 47 Disk drive types, 3 1/2" Floppy Disk drives & Enhanced Keyboard. c) A Diagnostics program - superior to the IBM Advanced Diagnostics - with special enhancements &...
  • Page 12 Diagnostics Menu Note the following in the Diagnostics Opening Menu : ° The Guide Line in Reverse Video specifying the usage of the Cursor Keys, <ENTER> & <ESC> key. b) The Configuration of the system in the "Devices Present" box. c) The Real Time Clock ticking away at the right hand top corner of the screen.
  • Page 15 e) Proceed If all the entries are correct, you could hit <Y>. Else you could say <N> & go over all the entries again. The default answer <N>. f) Warning If you had hit <Y> to the previous question, you get a WARNING message . You could proceed to format if you are absoulutely sure about the informa­...
  • Page 17 e) Proceed If all the entries are correct, you could hit <Y>. Else you could say <N> & go over all the entries again. The default answer is <N>. f) Warning If you had hit <Y> to the previous question, you get a WARNING message . You could proceed to format if you are absoulutely sure about the informa­...
  • Page 18 4.0 Performance Test - (Non-Destructive Operation) This test enables the user to check out his disk performance. The critical factor in deciding the disk performance is the Interleave Factor. Changing the Interleave factor can bring about drastic changes in Disk Performance. -This test determines the Data Transfer Rate &...

  • Page 19: Floppy Diagnostics

    Floppy Diagnostics All the options under floppy diagnostics require more or less the require the _following inputs : a) Drive No. b) Start Track No. c) End Track No. As in the case of hard disk the list below gives the effect of each of the diskette tests : - Destructive.
  • Page 20 3.0 Random Read/Write Test - (Destructive) This test performs a random read/write operation on the diskette & thus checks out the random seek capability of the drive. -Again ensure that the diskette is formatted before performing this test. 4.0 Sequential Read/Write Test - (Destructive) This test performs a Sequential read/write operation &...

  • Page 21: Keyboard Diagnostics

    Keyboard Diagnostics There are two types of diagnostics performed on the keyboard/keyboard controller. "They are : a) Controller Test. b) Scan/ ASCII Code Test. 1.0 Controller Test This test exercises the keyboard controller & the keyboard status flags & takes about 2 minutes. Any error resulting from this test is reported. Observe the CAPS, NUM &...

  • Page 22: Video Diagnostics

    Video Diagnostics Video diagnostics includes the following : a) Sync Test - Checks the Sync capability. l:>) Adapter Test - Performs test on the Display Memory. c) Attribute Test - Checks the attributes of the Display -memory. d) 80 x 25 Display Test - Checks the 80 x 25 character set of the display adapter.

  • Page 23: Miscellaneous Diagnostics

    Miscellaneous Diagnostics This includes the following tests : -a) Serial Communication Port Test. b) Printer Port Test. 1.0 Serial Communication Port Test to the This test requires a special RS-232C connector to be plugged on port. The details of this connector are as below : - RD &...
  • Page 25 For a Hard disk with factory specified access times, the only factor in the control of the user is the Interleave factor. We realise this & we have the Auto Interleave feature which does exactly this. Thus it is important that the value chosen gives the best performance. 2-22...
  • Page 26 Appendix -B Please turn over for Appendix - B. 2-23...
  • Page 27 -------------------------- ------- -------------- ---- --------------------------- -- - --------------- --- - - - Capacity Landing-zone Write-precomp Cylinders Heads Type 10 ?viB 21 MB 31 MB 64 ?viB 48 MB NONE 21 MB 31 MB 3111B NONE 73 3 73 3 NONE 1151.fB 21 MB NONE...
  • Page 28 AMl-386XT SERIES-4 MANUAL American Megatrends, Inc. Ph. (404) 263-8181 4025 Pleasantdale Road Suite 350, Atlanta, GA 30340...
  • Page 30 Introduction to The Manual It is essential to go through this section and Section - 1 follow the instructions for proper installation of the board. It is essential to go through this section to Section - 2 familiarize yourself with the AMI-386 BIOS. You are advised to go through this section to Section - 3 familiarize yourself with the motherboard.
  • Page 34 Section 1 139: 80 pin 1/0 Connector for 32 bit memory PS8-9: 6 pin Power Supply Connectors SW: 5 bit slide switch .Video adapter card option Power on system clock frequency Numeric processor option 5 l 2k to 640k cache on/off option On board EGA BIOS option...
  • Page 35 Sec1ion I ON-BOARD EGA BIOS OPTION ON/OFF EPROM MAP DESCRIPTION OCOOOO-OC7FFF On Board EGA BIOS enabled(32 bit OFOOOO-OFFFFF access) OEOOOO-OFFFFF BIOS On EGA Card selected(8 bit access) 512K TO 640K CACHE ON/OFF OPTION ON/OFF DESCRIPTION If 512KB below lMB option selected in 32bit memory card then 512KB to 640KB memory on the...
  • Page 36 Section 1 POWER-ON SYSTEM CLOCK FREQUENCY SELECTION ON/OFF D�SCRIPTION ·POWER System clock frequency 6�1Hz. However the clock can changed to using keyboard clock switching option. POWER ON System clock frequency is l 61v1Hz VIDEO ADAPTER CARD OPTION ON/OFF VIDEO ADAPTER CARD COLOR GRAPHICS CARD MONOCHROME DISPLAY ADAPTER C35: Variable Capacitor...
  • Page 38 Section 2 2.A.l Starting Up The System Follow the procedure recommended in Section 1 of the Hardware manual. Power up the system and wait for the BIOS to show up the BIOS activity on the screen. 2.A.2 Memory Test Bypass The BIOS performs diagnostics of the system and displays the size of the memory being tested.
  • Page 39 Section 2 Hit <DEL> key to get into the Setup, Mode. Note that <DEL> key will get you into the set-up mode only when the message : Press <DEL> key to run SETUP Utility, is displayed on the screen. If you hit <DEL> key the following message appears on the screen:· WANT TO RU�...
  • Page 40 Section 2 2.B.2 CMOS Initialized Under these conditions you would see the following messages : : X (if installed else Not Installed.) Fixed disk drive C type Fixed disk drive .D": type (if installed else Not Installed.) Diskette drive A is 3 1/2" Diskette drive B is Double Sided (Other options as above) Base Memory Size is...
  • Page 41 k ey . Sect ion 2...
  • Page 42 Section 2 ------------ ----------------------- ----- - ---------- --- -- ---- ----- -- -------- -------- ------------------- Type Cylinders Heads Write-precomp Landing-zone Capacity 10 MB 21 MB 615 ·-: 31 MB 64 MB 48 MB NONE 21 MB 31 MB NONE 31 MB NONE 115 MB NONE...
  • Page 44 Section 2 The Set-up procedure also automatically detects the fallowing: a) Type Of Display Card. b) Size Of Real Memory. c) Size of Memory beyond d) Presence of 360 kb floppy drives. e) Presence of a 88387. Also, if a second Hard Disk drive is physically connected but the CMOS is not set for this Drive D, the BIOS informs you about the same and gives you a chance to configure the drive through SETUP.
  • Page 45 Sec1ion 2 2.C.l Default Settings for Clock and Cach. e Note that the speed of the system after power-on can be set by a DIP switch SW7. The details of the same can be had under Section 1.3. If the switch is on, the system boots up at 6 MHz with the cache disabled.
  • Page 46 Section 2 is returned in XX. Looking at the LSB the In response the port status If the LSB is set the speed is 16:rvfHz else it is clock speed can be found. 6 MHz. e) Enabling the �ache: Enable CACHE using the low level command shown below only after confirming that the cache is good.
  • Page 47 Section 2 Fatal Errors Beep Count Meaning DRAM::refresh failure . Pari�y Circuit failure. Base 64KB RAM failure. System Timer failure. Processor Failure. Keyboard Controller - Gate A20 error. Virtual Mode Exception Error. Display Memory R/W Test Failure. (*) ROM-BIOS CheckSum Failure. (*) Non-Fatal Error.
  • Page 48 Section 2 · The 3 1/2" drive can be freely configured as Drive A or Drive B with ,his BIOS. Thus it is possible to boot off direc' t !y from a 3 I /2" drive. Earlier versions of DOS would require the use of DRIVER.SYS to provide the necessary s�pport.
  • Page 49 SECTION 3 System Overview 3.1 Description and uses very The system \)Oard is approximately 8.5 by 13 inches following large sca1e integration (VLSI) technology. features: 80386 Microprocessor * 16 MHz System Clock Optional 80387 Numeric Coprocessor (6/16MHz) System support function: -7 Channel Direct Memory Access (DMA) -16 level interrupt -Three programmable timers...
  • Page 50 Section 3 3.2 The Microprocessor The 80386 is a high performance 32-bit microprocessor designed for Multitasking ·: operating systems. The processor can address up to 4-Gigabytes of physical memory and 64-Terabytes (1-Terabyte = 1-K Gigabyte) of virtual memory (this design limits the physical address to 16:MB).
  • Page 52 Section 3 than the 32 bit memory on the 32bit sfot, it is always a good idea to utilize the 32bit memory to its full capacity before resorting to add-on memory boards. Ref er to Section 1.3 for 32bi t memory switch settings.
  • Page 53 Section 3 Refresh Controller and DMA Timing The refresh controller operates at 6 or' 8 MHz for processor clock of 6 or 16:MI-Iz respectively. Each refresh cycle requires 5 clock cycles to refresh all the DRAM in the sysytem. 256 refresh cycles are required every 4 ms.
  • Page 54 SECTION - 4 Technical Specifications DRAM 4.1 32bit memory map MEMORY MEMORY SW1 · SW2 ----------------------- ----------------------- --- BELOW 1MB ABOVE 1MB 512K 640K 384K 640K 512K 1024K 640K 1024K 640K 1408K...
  • Page 56 Section 4 4.2 I/0 Address Map I/0 address hex 000 to OFF are reserved for the system board I/0. The system board I/0 map is as follows:- Address Rang-; e Device 000-0IF DMA controller 1, 8237 A-5 020-03F Master Interrupt Controller, 8259A 040-0SF Timer, 8254-2 060-07F...
  • Page 57 Section 4 4.3 Svstem Timers The system board has three programmable timer/counters controlled 8254-2 timer /counter chip. timer channels, defined channel O through 2, are used as fallows:- Channel O System timer Always enabled Gate O 1.190 MHz clock Clkin O Interrupt controller IRQ O Clkout O Refresh Request Generator...
  • Page 61 Section 4 with data check into port Enable system board parity (write bit 2 set to zero). data with Enable channel check signal (write into port bit 3 set to zero). Note: All these functions are performed automatically POST (Power On Self Test) The status bits (I/0 port 61H) indicate whether NMl is due to system-board parity check or I/0-check.
  • Page 62 Section 4 memory. Each channel can transfer data throughout the 16-megab- yte system address space in 64KB blocks. DMA controller 2 supports channel 4 through 7. Channel 4 is used to cascade DMA Controller I. Channel 5, 6 and 7 support 16 bit transfer between 16-bit...
  • Page 64 Section 4 The following table shows the CMOS . RAM addresses:- Addresses Description 00-0D Real time clock information Diagnostic status byte Shutdown status byte Diskette drive type byte - drives A and B Reserved Fixed disk type byte - drives C and D Reserved Equipment byte Low base memory byte...
  • Page 65 Section 4 REAL TIME CLOCK INFORMATION fallowing table describes real-tirr.e clock bytes with their addresses:- Address Byte Function Seconds Second alarm Minutes Minute alarm Hours Hour alarm Day of week Date of month Month Year Status Register A Status Register B Status Register C Status Register D Note: The built-in setup...
  • Page 66 Section 4 and a 976.562 microsecond periodic interrupt rate if SQWE and PIE bits of register B are enabled. Status Register B Bit 7 SET - A O updates clock functions normally by advancing the counts once-per-second. A l aborts any update cycle in progress and the program can initialize the 14 time and calender bytes without any update occuring in the midst until a O is written to this bit.
  • Page 68 Section 4 CMOS RAM CONFIGURATION INFORMATION The following are the bit definitions for the CMOS configuration bytes (addresses hex OE-3F):- Diagnostic St�tus Byte (address hex OE) Bit 7 Real time clock chip power status - A O indicates that the chip has not lost power and a I indicates that the chip has lost power.
  • Page 69 Section 4 Shutdown Status Byte (address hex Of) This byte defines the cause of a processor shutdown. This byte is checked by the · program, when the SYSTEM FLAG (See in Keyboard Controller description) set, determine cause processor shutdown. The following table defines the shutdown byte ----------------------------------------- content:- -----------------------------------------...
  • Page 71 Section 4 High Base Memory Bytes (address hex 15 and 16) The size of memory below IMB is indicated by the 16-bit word formed by these two bytes (address 16H is the higher byte). content of this word increments by 40H for every 64 KB · i ncrement of base memory size.
  • Page 73 Section 4 Receiving data from the keyboard The keyboard sends data in a 11-bit serial format. The first bit is a start bit (low level) followed by 8 data bits (least significant data bit first), an odd parity bit and a stop bit (high level). ·...
  • Page 74 Section 4 be read through 1/0 port 60H. The input buff er can be written through both I/0 port 64H and · 60H. When the input buff er is written through 1/0 port 64H, the controller interprets it as a command and it is written through I/0 port 60H, then the data is interpreted either as a parameter to a command to the controller...
  • Page 75 Section 4 be read through I/0 port 60H. The input buff er can be written through both 1/0 port 64H and · 60H. When the input buff er is written through I/0 port 64H, the controller interprets it as command and if it is written through I/0 port 60H, then the data is interpreted either as a parameter to a command to the controller or a data to be trans- mitted to the keyboard.
  • Page 76 Section 4 Keyboard Controller 1/0 ports The keyboard controller has two 8-bit 1/0 ports one of which is used as an input port and the other as an output port. following tables show bit definitions for the I/0 ports and test input ports.
  • Page 78 Section 4 The keyboard checks the state of the clock line at an interval of 60 microseconds, in order to sense wheather the keyboard con­ troller intends to send data. When the keyboard controller wants to send data, it forces the clock line low for more than 60 microseconds and then releases it with the data line low.
  • Page 80 Section 5 5.2 I/0 Channel Pin Assignment following figures summarize assignments channel connectors:- - -- ------�------- -------------- -- - - I/0 Channel (A-Side: 123 through 130) Signal Name I/0 Pin -I OCH CK A 10 IOCHRDY A 11 A 12 SA19 A 13 SA18...
  • Page 81 Section 5 --------------------------------------- I/0 Channel (B-Side: J23 THROUGH 130) --------------------------------------- Signal Name I/0 pin Ground RESETDRV Power IRQ9 Power DRQ2 Power -12V OWS# Power +12V Ground B 10 B 11 SMEMW# B 12 SMEMR# B 13 IOWR# B 14 IORD# B 15 -DACK3 B 16...
  • Page 82 Section 5 I/0 Channel (C-side: J31 through J38) I/0 Pin Signal Name SBHE LA23 LA22 LA21 LA20 LA19 LA18 LA17 1v1EMR# C 10 1v1EMW# C 11 SD08 C 12 SD09 C 13 SDIO C 14 SDll C 15 SD12 C 16 SD13 C 17 SD14...
  • Page 83 Section 5 5.3 I/0 Channel signal description The following is a description of the system board I/0 channel signals. All signal lines are TTL compatible. The I/0 adapter boards should be designed with a maximum of two (LS) Low-power Schottky loads per line. SAO-SA19·...
  • Page 84 Section 5 BALE is high and are latched with the falling edge of BALE. BALE is forced high when the system processor goes to hold state, so that the address and memory decode latches become flow-through. RESETDRV (0) This active high signal is used to reset or initialize system logic at power-up, du�ing hard reset or a low line-voltage.
  • Page 87 < Section 5 IOCS16# (I) '-I/0 chip select' signals to the system board that the present l/0 data transfer is a 16-bit I/0 cycle, requiring at least 375ns. This active low signal is derived from an address decode, and should be driven with an open collector or tri-state driver capable of sin:king 20 mA.
  • Page 89 Section 5 • Keyboard connector (J22) The pin It is a 5-pin, 90 degree PCB mountable DIN connector. assignments a�e as follows:- Assignments Keyboard clock Keyboard data Not used Ground • Power LED and keylock connector (J20) It is a 5-pin BERG strip. The following are the pin assignments:- Assignments LED power Ground...
  • Page 90 m-- - -- ..- - � -= � � = ==- - = �- - = =�� � -= � RN 1 : : �=�-j � � ,� : 3 5 ®, 1-..XA . 1 .! L 2 1 5 _e11, ..
  • Page 91 --- _ - : �� - : . : · � - = - = .:. . -= - � : � _ :: - · . : . . : = - � == - - = -:- -=-: - = - = = == :- . � /',,.
  • Page 92 - - ·1-- -!�-. ·---- . -·· - .. i� B 1 z _ l 2 · l · · · · ·- 8 � 2 �o · · YC 1 - --5., v .,,...,_ 6 _fili4 .1--vvv- 2.l!M .. . ·...
  • Page 94 r------- - ----------------·- · --- -------- --·-· ·-�-M------·--- ---- ·--· PRDL 4 .. . · · · - ·j· r-j--1 -· fl.r',3 -1 2 A 3 - MA _1.2 A 3 MA40 _ll HA.:1 _ii A 4 A� A A S/ .
  • Page 95 r ---------- - -- - ·---- -· - ---· - · · . - - - --· ..· · · - ----- - --- - -- - - - ------ - -------·- -. - - ---------- - -- , �...
  • Page 96 -J, - '4 - � .PWR2 _WAH 2 _ ,·11'. 1 "l "'l- -,,!�61 3 -·� ,·q 3 =,�A8i...
  • Page 98 - - ------- 1' · � -;� f ·-- � � . - : :: ____ _ __ _ _ _P.8DL 4 -- � ! -·· · · · · - ·· · __ ..-· · - -·T· -·+-- ·...
  • Page 99 - - --- ---- --·-· 1 �, - 1 - 1 - -_ - -- - - -- - --ff i -D i -. - , - , - -=�-- - - � �, = =- - �- 1 - : -E � - - - - - �------- J�l �...
  • Page 100 --- --· -- ---- ·----····-- PRu2 _ _ _ _ _ )Oll-41 _eWR2-.__J AAS/ f'IAO.J r11r 11 &ID rtt - r - -�· l t r ---f1DJ.9... -�-� __ . Li" r· DO� ··�IA 831' ----3_ WE/ AO .--5 �i� �o j :: r-l1-r,.,..,.--=: Ml...
  • Page 101 r -- - · · - - - - - - - - - - - - - - - - - - - - - - - - -- - i� l J; :- 1 l � �J _ U i �...
  • Page 102 r------···-·-·· -· - --· -· - ·-------···-·-····· - -·-· -·-· ---·· - ·-··-----·· ----··-· - -. -------- - -----· - ---- ·-·- --· - -·---- � \ · 1 2 ..BAL RAB .l.fH o . ___ ____ __ SAO 2 IH..D AL .
  • Page 103 G'IJ __ _!iNO _________ -·----------·---. __ .•.. _____ __6ND _ \ 10 !l!O A16 816 A17 817 423 323 425 325 426 926 427 327 vcc._ i329 :u_a:u_ _ .. GNO _ Rev- A 32-M EM S chem atic · American , M egetrends�...
  • Page 104 ��- = = - = � : � -- · · . . - - � � - � - - - · - · _· · _ · · : � : - - - � �i- = � - = �- - - - .
  • Page 105 -----------------·-------- - --------. -u- i l l.��- � �J �!� (�1R L -�� �i- � L' . � · B • 10 I c - � � t� ; 2-4 -, 20 -�;-1 -�� 1 u� 10-r ���l _ _ i.-3 R t U,4 }? L .
  • Page 107 - - � - J � : � �- : :--1 C U< CU<iL CU< JI.Ka a•. ,. ,. "· u �_{aji{'l-rn[illffl_���ij_o j �L ·- · -<•< UIU,__J ll.. uuuuuuuuuuuuuuuuuuuuu <����u�������xx�%���� -��o��NNNMN�NM�M��NmM .50 ., tl C uuuuuuuuuuuuuuuuuuuuz ll C 95193 ..·...
  • Page 108 �D. .. · - -)4�- ' .._, _lj U10 1 6 HHZ · - r-· - · · - -·-----· - · - · . . . - - . £ · 7 F 02 CIB S E L -l, 19 .
  • Page 109 --- - -· ·· - · - --- - - - -- - - - ---- --- --- - --- - - ---- - - - - --- -·- - - ,. _ ..1 2 nr: 1- I __ U140 ..-11.i) C P I Ul 3 r 74A LS7 4...
  • Page 112 ------ - -----·· I/0 19 J ·R __ �����---- _lB[Ot. :ruij -8A HC S.l 1 � Jfi_ lBEii .15-IBE2f I/01 15..lB Eit 1/0 0 c :EO f 1 TP 1 I/02 1 ilBE2 · PAL S �- 4 ,·a -1.LI Y.
  • Page 113 U2 4.- _ _ __ eAH _i {To · 1 ...f.Ai. L ________ i ..eAi !i_ 3 alC SL lO eA i :i..._.. , ___ ___ _ I/0 9 �J:S f · -· · · · · - · i _ e.A i6 ·...
  • Page 114 1 .1:'ll . _£019__ _eo2o._ ==-- � il_ 1 ' � i- ti PU1 6 0 0 "1 2 � = =- --= p l) 1 Z _ 0 1 - f f POU L i[ . p ..lll.9 16 ED2 !l_ i o s T s 1Le o 21 _ens_...
  • Page 117 --· · ·- · - - ----- ---·-�----- ---------··--· ·--··-----· Jtl!:!. U123 � � l!.1 2 1, _.12. · 4ALS7 � _I i 3 - .. ;ll:ll...l 7. 10. 12, 13, 19 _ _ _ • _ � � _x:p - __ ___ ·= --- , - - - --·- - 1,1�L:so,1...
  • Page 118 § __ rSA.L SH.LllL 3 iO ---l SB � 13. 20, 23 a 19 ;uu 20 23 �AO .. BL .. 65 _. 61L ... �3- 74F08 XA-4 >'. .\ 8 CPUHLDA :-:A 10 f'IEFE'fl Y. A l 1 ------· f-ltr XA12 ,\lJORSR...
  • Page 120 � - * F l � - RN19 Rtl19 fl/119 � � 0Eli2f___ -·--- - --- :=nua_ � o 1 � � us s l �._..!.!!! -� 00� 1 � -� � ' r-" 1 - - - - =!= o ru o t -1lEHO.L _ _ _ _J] I L B...
  • Page 121 r n =i� r ' - - � - -XAB. · - 1 : � · � _________ �2 � !� � " 'f ___M ! L ___ --n. o 4,---- �� ifilL ________ --- - - u13 4 � U9 1 - ·...
  • Page 124 ��--�-�-����� � __ 1� u_§ -� - �o - 1 s JAG! - - � I111 _!Q___XQ1 - - - 2 2 ·rn-o iJ 2 _!L X0 2 Irl2 2 ! . [rl3 20 JHl13 -- 2 g - 1. B IH___ 1r1.1 2 0 _l i l! 15 _ _ _ g�...
  • Page 125 [ o}-1-2-t)f.1-2-t,i-- ------- ------- � :o: � � 1 4 148 Hl41� UiO-l.=:1 : }llOO _ ,t _ fAOO 1 5 _ xoo - -·-·-·--·-·-···-· 2A._ _ 4 ___ / "- _ xo 1 _ _ J\IJL5 _ ; ADi t ·...
  • Page 127 20. 22 .::lOCHCK Ai� a_ 20. 22 f� 1ffl�� ��I D -AV-= SOfL - - -- �� �L _ � .1 s_:· - _ _ '. l tC. � � tk:LCC Sl5 -·- · 1:13 _ _ _ P§_ --- J5JRQ9.
  • Page 128 ,--------- - - ---· J 2 7 . J 26 20, 2 i st ill 20 21 =-1· �i !J2 3__ _ a� DBU AESE.TD fl'l S0 6. _ t · C!ICK ..-, \ 1 8��2._ , _ _ ___ - vc:c 1' �...
  • Page 129 · · -- - ----- --- - ------ �----- • o )� " RN5 , � 3 I fltl4 l>6 RN 4 RN 4 � + - - · - - · - - - - - - · - �...
  • Page 130 �� --Ii "] t� I J · · --c�u- J " & D · � _J· t. � - · · - ·t�� 1 J. 1 J! � - � H,�l· · i t}J. � -· · · · i� � � -I� r6 t�...