Related Manuals for BOSER Technology HS-7005
Summary of Contents for BOSER Technology HS-7005
- Page 1 HS-7005 Intel® Core™ 2 Duo Desktop Q965 PICMG Bus SBC •CRT•Dual GB LAN•SATAII•4 USB2.0•...
- Page 2 Copyright Disclaimers The accuracy of contents in this manual has passed thorough checking and review before publishing. BOSER Technology Co., Ltd., the manufacturer and publisher, is not liable for manufacturer will any infringements of patents or other rights resulting from its use. The...
-
Page 3: Table Of Contents
Table of Contents Chapter 1 General Description ........1 1.1 Specifications ................ 2 1.2 Dimensions ................4 Chapter 2 Unpacking ..........5 2.1 Opening the Delivery Package..........5 2.2 Inspection................5 Chapter 3 Hardware Installation ......7 3.1 Before Installation ..............7 3.2 Board Layout ................. 8 3.3 Jumper List ................ - Page 4 Chapter 4 AMI BIOS Setup ........19 4.1 Starting Setup..............19 4.2 Using Setup ................. 20 4.3 Main Menu................21 4.4 Advanced Settings .............. 22 4.5 Advanced PCI/PnP Settings..........27 4.6 Boot Settings ............... 28 4.7 Security Settings ..............28 4.8 Advanced Chipset Settings..........
- Page 5 Declaration of Conformity -- CE Mark BOSER Technology hereby acknowledges that compliance testing in accordance with applicable standards of the EU’s EMC Directive, 89/336/EEC, was successfully completed on a sample of the equipment identified below: Equipment Class: Information Technology Equipment...
-
Page 6: Safety Instructions
Fasten the ALLIGATOR clip of the strap to the end of the shielded wire lead from a grounded object. Please wear and connect the strap before handle the HS-7005 to ensure harmlessly discharge any static electricity through the strap. -
Page 7: Chapter 1 General Description
Chapter 1 General Description The HS-7005 adopts Intel® Core™ 2 Duo Desktop based processors with LGA775 socket and Pentium® D/Pentium® 4/Celeron® D up to 1066 MHz FSB for a wide range offering various options of CPUs and follows the PICMG 1.0 specifications as well to fit the high performance multiple computing system applications for fitting today’s demanding... -
Page 8: Specifications
Specifications System CPU: Intel® Core™ 2 Duo Desktop/Pentium® D/Pentium® 4/ Celeron® D processor in the LGA775 package (E6000, 900, 800, 600, 500, 300 sequences) Bus Interface: PICMG Bus Front Side Bus: 1066/800/533MHz FSB BIOS: AMI BIOS with 8Mb Flash EEPROM Chipset: Intel®... - Page 9 Display Chipset: Intel® Q965 integrated Intel® GMA3000 Graphics Display Memory: Intel® DVMT 4.0 supports up to 256MB video memory Resolution: Analog Display: up to 2048 x 1536 @ 75Hz (QXGA) Flat Panels: up to 2048 x 1536 @ 60Hz VGA/LCD Interface: Dsub-15 connector for VGA output Audio Audio Interface:...
-
Page 10: Dimensions
1.2 Dimensions... -
Page 11: Chapter 2 Unpacking
Chapter 2 Unpacking Opening the Delivery Package The HS-7005 is packed in an anti-static bag. The board has components that are easily damaged by static electricity. Do not remove the anti-static wrapping until proper precautions have been taken. Safety Instructions in front of this manual describe anti-static precautions and procedures. - Page 12 Cables Package Description 4-pin to 4-pin power cable x 1 KB & MS cable x 1 2 USB cable with bracket x 1 SATA cable x 2 COM flat cable with bracket x 1 2 COM flat cable with bracket x 1 Floppy flat cable x 1 IDE flat cable x 1 It is recommended that you keep all the parts of the delivery package...
-
Page 13: Chapter 3 Hardware Installation
Chapter 3 Hardware Installation This chapter provides the information on how to install the hardware using the HS-7005. This chapter also contains information related to jumper settings of switch, and watchdog timer selection etc. Before Installation After confirming your package contents, you are now ready to install your hardware. -
Page 14: Board Layout
Board Layout CN21 CN21 CN20 CN20 CN10 CN10 CN13 CN13 CN15 CN15 CN19 CN19 CN17 CN17 CN9 CN11 CN12 CN9 CN11 CN12 CN18 CN18 SATA2 SATA3 SATA2 SATA3 SATA1 SATA1 SATA4 SATA4 CN14 CN14 BATT BATT CN16 CN16 JP2 JP3 JP2 JP3 CN22 CN22... -
Page 15: Jumper List
Jumper List Jumper Default Setting Setting Page PATA IDE Select: Enabled Open Clear CMOS: Normal Operation Short 1-2 BIOS Write Protection: Disabled Short 2-3 COM 2 Use RS-232 or RS-422/485 Select: Short 11-12 RS-232 Connector List Connector Definition Page System Front Panel Control CN2/CN3/CN4 Fan Power Connector IDE Connector... -
Page 16: Configuring The Cpu
The HS-7005 provides two DDRII sockets at locations DIMM1/DIMM2. The maximum capacity of the onboard memory is 4GB. VGA Controller The HS-7005 provides one connection method of a VGA device. CN21 offers a 15-pin CRT connector. CN21: 15-pin CRT Connector... -
Page 17: Pci E-Ide Drive Connector
PCI E-IDE Drive Connector CN5 is a standard 2.54-pitch 40-pin connector daisy-chain driver connector serves the PCI E-IDE drive provisions onboard the HS-7005. A maximum of one ATA/33/66/100 IDE drive can be connected to the HS-7005 via CN5. CN5: IDE Connector... -
Page 18: Serial Ata Connector
Serial ATA Connector SATA1~SATA4: Serial ATA Connector Description SATATXP SATATXN SATARXN SATARXP 3.10 Floppy Disk Drive Connector The HS-7005 uses a standard 34-pin header connector, CN6, for floppy disk drive connection. CN6: Floppy Connector Description Description -RWC INDEX# MOA- DSB-... -
Page 19: Serial Port Connectors
3.11 Serial Port Connectors The HS-7005 offers NS16C550 compatible UARTs with Read/ Receive 16-byte FIFO serial ports. CN7/CN9/CN11: COM 1/COM 3/COM 4 Connector (5x2 Header) PIN Description PIN Description CN8: COM 2 Connector (7x2 Header) PIN Description PIN Description TXD+... -
Page 20: Ethernet Connector
3.12 Ethernet Connector The HS-7005 provides two RJ-45 for 10/100/1000 Based LAN. Please refer to the following for its pin information. CN13/CN15: Internal LAN Connector Description Description MDI0+ MDI2+ MDI0- MDI2- MDI1+ MDI3+ MDI1- MDI3- 3.13 USB Port The HS-7005 provides four USB2.0 ports, at location CN10/CN18. -
Page 21: Power And Fan Connectors
3.15 Power and Fan Connectors HS-7005 provides one 4-pin ATX control power at CN16, one 4-pin ATX power at CN22. CN16: 4-pin ATX Control Power Connector PIN Description PME# 5VSB ATX_PWRON# CN22: 4-pin ATX Power Connector PIN Description +12V +12V... -
Page 22: Keyboard/Mouse Connectors
MS DATA 5VSB CN20: 5-pin Keyboard Connector Description KB CLK KB DATA 5VSB 3.17 System Front Panel Control The HS-7005 has front panel control at location CN1. CN1: System Front Panel Control PIN Description Description Speaker Power On KBLOCK Reset Button... -
Page 23: Bios Write Protection
3.18 BIOS Write Protection The HS-7005 has a BIOS write protection jumper on JP3. JP3: BIOS Write Protection Options Settings Enabled Short 1-2 Disabled (default) Short 2-3 3.19 PATA IDE Select The HS-7005 has a PATA IDE select jumper on JP1. -
Page 24: Audio Connectors
3.21 Audio Connectors CN14: Audio Connector Description +12V +3.3V AC_SYNC AC_SDOUT AC_BCLK AC_RST AC_SDIN0 3.22 IrDA Function CN17: IrDA Connector Description IRRX IRTX... -
Page 25: Chapter 4 Ami Bios Setup
Chapter 4 AMI BIOS Setup The HS-7005 uses AMI BIOS for the system configuration. The AMI BIOS setup program is designed to provide the maximum flexibility in configuring the system by offering various options that could be selected for end-user requirements. This chapter is written to assist you in the proper usage of these features. -
Page 26: Using Setup
Using Setup In general, you use the arrow keys to highlight items, press <Enter> to select, use the <PageUp> and <PageDown> keys to change entries, and press <Esc> to quit. The following table provides more detail about how to navigate in the Setup program using the keyboard. Move to previous item ↑... -
Page 27: Main Menu
Main Menu Once you enter the AMI BIOS CMOS Setup Utility, the Main Menu will appear on the screen. The Main Menu allows you to select from several setup functions and two exit choices. Use the arrow keys to select among the items and press <Enter>... -
Page 28: Advanced Settings
Advanced Settings This section allows you to configure your system for the basic operation. You have the opportunity to select the system’s default speed, boot-up sequence, keyboard operation, shadowing and security. BIOS SETUP UTILITY Main Advanced PCIPnP Boot Security Chipset Exit Advanced Settings WARNING: Setting wrong values in below sections... - Page 29 BIOS SETUP UTILITY Main Advanced PCIPnP Boot Security Chipset Exit IDE Configuration SATA#1 Configuration [Enhanced] Configure SATA#1 as [IDE] Primary IDE Master : [Not Detected] Primary IDE Slave : [Not Detected] Secondary IDE Master : [Not Detected] Secondary IDE Slave : [Not Detected] Third IDE Master : [Not Detected]...
- Page 30 BIOS SETUP UTILITY Main Advanced PCIPnP Boot Security Chipset Exit Configure ITE8718 Super IO Chipset OnBoard Floppy Controller [Enabled] Floppy Drive Swap [Disabled] Serial Port1 Address [3F8/IRQ4] Serial Port2 Address [2F8/IRQ3] Serial Port2 Mode [Normal] Restore on AC Power Loss by IO [Last State] Serial Port3 Address [3E8]...
- Page 31 BIOS SETUP UTILITY Main Advanced PCIPnP Boot Security Chipset Exit ACPI Settings ACPI Aware O/S [Yes] Select Screen Select Item Change Field Select Field General Help Save and Exit Exit v02.59 (C)Copyright 1985-2005, American Megatrends, Inc. BIOS SETUP UTILITY Main Advanced PCIPnP Boot...
- Page 32 BIOS SETUP UTILITY Main Advanced PCIPnP Boot Security Chipset Exit Configure Remote Access type and parameters Remote Access [Disabled] Select Screen Select Item Change Field Select Field General Help Save and Exit Exit v02.59 (C)Copyright 1985-2005, American Megatrends, Inc. BIOS SETUP UTILITY Main Advanced PCIPnP...
-
Page 33: Advanced Pci/Pnp Settings
Advanced PCI/PnP Settings This section describes configuring the PCI bus system. PCI, or Personal Computer Interconnect, is a system that allows I/O devices to operate at speeds nearing the speed the CPU itself uses when communicating with its own special components. This section covers some very technical items and it is strongly recommended that only experienced users should make any changes to the default settings. -
Page 34: Boot Settings
Boot Settings BIOS SETUP UTILITY Main Advanced PCIPnP Boot Security Chipset Exit Boot Settings Boot Settings Configuration Select Screen Select Item Change Field Select Field General Help Save and Exit Exit v02.59 (C)Copyright 1985-2005, American Megatrends, Inc. BIOS SETUP UTILITY Main Advanced PCIPnP... - Page 35 BIOS SETUP UTILITY Main Advanced PCIPnP Boot Security Chipset Exit Advanced Chipset Settings WARNING: Setting wrong values in below sections may cause system to malfunction. North Bridge Chipset Configuration Select Screen South Bridge Chipset Configuration Select Item Change Field Select Field General Help Save and Exit Exit...
-
Page 36: Exit Options
BIOS SETUP UTILITY Main Advanced PCIPnP Boot Security Chipset Exit Sorth Bridge Chipset Configuration USB Function [10 USB Ports] USB 2.0 Controller [Enabled] HDA Controller [Disabled] SLP_S4# Min. Assertion Width [1 to 2 seconds] PCIE Ports Configuration PCIE Port 0 [Auto] PCIE Port 1 [Auto]... -
Page 37: Appendix A Watchdog Timer Programming
Appendix A Watchdog Timer Programming The Watchdog Timer (WDT) is a special hardware device that monitors the computer system during normal operation. The WDT has a clock circuit that times down from a set number to zero. If a monitored item occurs before that timer reaches zero, the WDT resets and counts down again. - Page 38 【C Language】Example: 1. outportb(0x2e,0x87); 2. outportb(0x2e,0x01); 3. outportb(0x2e,0x55); 4. outportb(0x2e,0x55); 5. outportb(0x2e,0x07); 6. outportb(0x2f,0x07); 7. outportb(0x2e,0x71); 8. outportb(0x2f,0xF0); 9. outportb(0x2e,0x72); 10. outportb(0x2f,0xC0); 11. outportb(0x2e,0x73); 12. outportb(0x2f,0x05);...
-
Page 39: Appendix Bgpi/O Programming
Appendix B GPI/O Programming The General Purpose I/O pins are provided for custom system design. The pin programming as input mode or output mode is depending on the configuration. The pin definitions are as the following table: GPI/O Pin Definitions GPI/O Default Default... - Page 40 【C Language】Example: 1. outportb(0xA20, 0xFF); // enable gpio 2. outportb(0xA21, 0x0F); // output High 3. outportb(0xA21, 0x00); // output Low...