Table of Contents
Advertisement
Pin No.
Pin Name
41
A11
42 to 45
D0 to D3
46
XCAS
47
XRAS
A00 to A02,
48 to 56
A05 to A10
57
VDC2
58
VSC2
59, 60
A03, A04
61
DRVDD1
62
DRVSS1
63, 64
TEST0, TEST1
65
TEST2
66
AVD1
67
ASYO
68
ASYI
69
BIAS
70
RFI
71
AVS1
72
PCO
73
FILI
74
FILO
75
CLTV
76
PEAK
77
BOTM
78
ABCD
79
FE
80
AUX1
81
VC
82
ADIO
83
ADRT
84
ADRB
85
SE
86
TE
87
AVD2
88
AVS2
89
DCHG
90
APC
91
ADFG
92
VDIO1
93
VSIO1
94
F0CN
95
VDC3
96
VSC3
97
XLRF
98
CKRF
99
DTRF
I/O
O
Address signal output to the external D-RAM Not used
Two-way data bus with the D-RAM
I/O
O
Column address strobe signal output to the D-RAM "L" active
O
Row address strobe signal output to the D-RAM "L" active
O
Address signal output to the D-RAM
—
Power supply terminal (+2.5V) (for core)
—
Ground terminal (for core)
O
Address signal output to the D-RAM
—
Power supply terminal (+3.3V) (for D-RAM interface)
—
Ground terminal (for D-RAM interface)
I
Not used
O
Not used
—
Power supply terminal (+3.3V) (analog system)
O
Playback EFM full-swing output
I
Playback EFM comparator slice voltage input
I
Playback EFM comparator bias current input
I
Playback EFM RF signal input from the RF amplifier
—
Ground terminal (analog system)
O
Phase comparison output for master clock of the recording/playback EFM master PLL
I
Filter input for master clock of the recording/playback EFM master PLL
O
Filter output for master clock of the recording/playback EFM master PLL
I
Internal VCO control voltage input of the recording/playback EFM master PLL
I
Light amount signal (RF/ABCD) peak hold input from the RF amplifier
I
Light amount signal (RF/ABCD) bottom hold input from the RF amplifier
I
Light amount signal (ABCD) input from the RF amplifier
I
Focus error signal input from the RF amplifier
I
Auxiliary signal (I
signal/temperature signal) input from the RF amplifier
3
I
Middle point voltage (+1.65V) input from the RF amplifier
O
Output terminal for the test
I
A/D converter operational range upper limit voltage input terminal (fixed at "H" in this set)
I
A/D converter operational range lower limit voltage input terminal (fixed at "L" in this set)
I
Sled error signal input from the RF amplifier
I
Tracking error signal input from the RF amplifier
—
Power supply terminal (+3.3V) (analog system)
—
Ground terminal (analog system)
I
Connected to the +3.3V power supply
I
Error signal input terminal for laser digital automatic power control Not used
I
ADIP duplex FM signal (22.05 kHz 1 kHz) input from the RF amplifier
—
Power supply terminal (+3.3V) (for I/O)
—
Ground terminal (for I/O)
O
Filter f0 control signal output to the RF amplifier
—
Power supply terminal (+2.5V) (for core)
—
Ground terminal (for core)
O
Serial data latch pulse signal output to the RF amplifier
O
Serial data transfer clock signal output to the RF amplifier
O
Writing serial data output to the RF amplifier
Description
MDS-NT1
53
Advertisement
Table of Contents
