Table of Contents
Advertisement
5
TV System Power Budget Block Diagram
AC 220~240
PSU Unit
32"/39"/50"
GPIO_12V_EN
GPIO_OCP_OUTPUT_PWM
+5V_Standby
D
GPIO_BL_EN
ACDetect
SCANNING_BL_EN
+12V_Normal
LIPS
32WX/32FHD/39FHD/50FHD
LED Driver
PANEL_VCC
+12V_Normal
0.7A
Panel _Tcon
32WX/32FHD
GPIO_Panel_VCC_ON
C
1.3A
AMP(7W+7W)
Amp efficiency:85% , Devition 5%
PANEL_VCC
+12V_Normal
0.7A
Panel _Tcon
39FHD
GPIO_Panel_VCC_ON
1.3A
AMP(7W+7W)
Amp efficiency:85% , Devition 5%
PANEL_VCC
+12V_Normal
0.7A
Panel _Tcon
50FHD
GPIO_Panel_VCC_ON
1.3A
AMP(7W+7W)
Amp efficiency:85% , Devition 5%
B
A
5
4
+5V_Standby
+5V_Normal
1307mA
U2
3947mA
DC/DC
1047mA
NORMAL_PWR_CTL
TPS5432DDAR
Enable_Control
U17
240mA
LDO
APE1117AK-HF
10mA
SPDIF_OUT CIRCUIT
10mA
SC_CVBS_OUT CIRCUIT
330mA
U1
+3.3V_Standby
LDO
+5V_Standby
RT9043-GB
330mA
Enable_Control
U27
MHL to HDMI
0.046mA
MSG1200
Power on Max. current=
0.046mA
Standby Max. current= 0.046mA
U6
410mA
+1.2V_Normal
DC/DC
+3.3V_Normal
TPS5432DDAR
1339mA
Enable_Control
((1340mA/1000)*1.2)/(0.8)/5=
0.402
USB_5V
1900mA
500mA(Min).
GPIO_USB1_PWR_SW
VCC-PCMCIA
500mA(Min).
GPIO_PCM_5V_CTL
+5V_HDMIC
900mA(Max).
PS_CTRL#
4
3
+3.3V_Normal
1047mA
TUNER_3.3V
TU1
TUNER
240mA
SUT_RE221
U7
MSD8841BX_BGA20x20
AVDD_ALIVE(ball=N7)= 17.31mA
AVDD_DVI(ball=L7,K7)= 18.64mA
AVDD_DMPLL(ball=P6)= 6.01mA
56mA
AVDD_MPLL(ball=M8)= 13.24mA
Power on Max. current=
55.2mA
Standby Max. current=
2.912mA
U8
Reset IC
20mA
G690H293T73UF
Power on Max. current=
20mA
Standby Max. current=
U11
SPI Flash
45mA
W25Q64FVSSIG
Power on Max. current=
45mA
Standby Max. current=
0.05mA
U27
MHL to HDMI
96mA
MSG1200
Power on Max. current=
95.12mA
Standby Max. current=
1.12mA
U3
+1.2V_Standby_MHL
U27
MHL to HDMI
85mA
LDO
MSG1200
RT9043-GB
85mA
Power on Max. current=
Standby Max. current=
IR_ALS Board
15mA
Power on Max. current=
15mA
Standby Max. current=
LED_Board
10mA
Power on Max. current=
10mA
Standby Max. current=
U7
MSD8841BX_BGA20x20
VDDC (ball=G9,H9,K10,K11,L10,M12,M13,
N12,P14,P15,R10,R14,R15,T10)= 1266.25mA
DVDDC(ball=M14)(DVDD_DDR)= 55.5mA
AVDDLV_USB(ball=K12)= 1.08mA
AVDDL_MOD(ball=R16)= 7.8mA
AVDD11_ETH(ball=L11)= 0.67mA
AVDD1P1(ball=P10)= 7.7mA
Power on Max. current=
1339mA
USB
PCMCIA
MHL
3
2
DEMOD
Enable_Control
U21
55mA
LDO
80mA
RT9043-GB
25mA
445mA
DT2_2.5V
U21
443mA
LDO
Enable_Control
RT9025_25PSP
+5V_Normal
DT2_2.5V
400mA
U22
DT2_1.2V
LDO
Enable_Control
RT9025_25PSP
+5V_Normal
U7
U7
MSD8841BX_BGA20x20
MSD8841BX_BGA20x20
VDDP(ball=R19,T19)= 8.59mA
AVDD_ADC(ball=V8,W7,W8)= 36.2mA
50mA
AVDD_AU(ball=T7)= 17.32mA
105.24mA
AVDD25_PGA(ball=W11)= 0.01mA
AVDD_EAR(ball=R7)= 5.08mA
AVDD_REF(ball=W9)= 0.43mA
AVDD_LPLL(ball=W17,W18)=18.19mA
AVDD_LAN(ball=W14)= 15.3mA
Power on Max. current=
49.18mA
AVDD_MOD(ball=V16,W16)= 53.3mA
Power on Max. current=
110mA
U5
+2.5V_Normal
LDO
U19
RT9043-GB
105.24mA
Enable_Control
200mA
U4
U7
85mA
+1.5V_Normal
DC/DC
MSD8841BX_BGA20x20
0.58mA
RT8059GJ5
AVDD_DDR0(ball=J17,K15,K16,L15)=
530mA
AVDD_DDR1(ball=K17,L17,M17,L16)=
Enable_Control
Power on Max. current=
((530mA/1000)*1.5)/(0.8)/5=
0.198
U12
U18
NAND Flash
H5TQ2G63DFR-PBC
H27U2G8F2C
VDD1..9(ball=N1,R1,B2,K2,G7,K8,D9,N9,R9)
30mA
VCC1(Pin12)
VCC2(Pin37)
VDDQ1..9(ball=A1,C1,F1,D2,H2,A8,C9,E9,H9)
Power on Max. current=
30mA
Power on Max. current=
20mA
U13
pull high Resistor
H5TQ1G63DFR-PBC
Power on Max. current=
20mA
VDD1..9(ball=N1,R1,B2,K2,G7,K8,D9,N9,R9)
VDDQ1..9(ball=A1,C1,F1,D2,H2,A8,C9,E9,H9)
Headphone
Amplifier
4mA
Power on Max. current=
Power on Max. current=
4mA
U16
Audio
83mA
TAS5707L
Power
Amplifier
TAS5707L= 83mA
Power on Max. current=
83mA
U14
Line Driver
25mA
DRV632PWR
VDD(Pin 9)
Power on Max. current=
25mA
2
1
U24
MSB1230-LF
AVDD_SAR_T2(Pin33)
AVDD33_ADC_T2(Pin36)
AVDD_MPLL_T2(Pin43)
AVDD_APLL_TS/SDR_T2(Pin47)
VDD33_T2(Pin7,18,28,31,50,53,60)
Power on Max. current=
55mA
U23
SPI_Flash
EN25F20-100GCP
Power on Max. current=
25mA
U24
43mA
MSB1230-LF
AVDD25_ADC_T2(pin42)
Power on Max. current=
43mA
U24
MSB1230-LF
VDDC1(Pin9)
VDDC2(Pin20)
VDDC3(Pin30)
VDDC4(Pin51)
400mA
VDDC5(Pin59)
Power on Max. current=
400mA
105.24mA
TS21C_HF
57.5mA
52.5mA
110mA
DDR3 Memory
210mA
DDR3 Memory
210mA
Title :
Title :
Title :
TV System Power Budget
TV System Power Budget
TV System Power Budget
Engineer:
Engineer:
Engineer:
Jeff Y Hsiao/Jerry Lo
Jeff Y Hsiao/Jerry Lo
Jeff Y Hsiao/Jerry Lo
MAIN BOARD
MAIN BOARD
MAIN BOARD
Size
Size
Size
Project Name
Project Name
Project Name
L2300
L2300
L2300
D
D
D
Date:
Date:
Date:
Thursday, December 20, 2012
Thursday, December 20, 2012
Thursday, December 20, 2012
Sheet
Sheet
Sheet
2
2
2
of
of
of
1
D
C
B
A
Rev
Rev
Rev
1.03a
1.03a
1.03a
23
23
23
Hide quick links:
Advertisement
Chapters
Table of Contents
