Dg-Board (2 Of 4) Block Diagram - Panasonic TH-58PZ750U Service Manual

High definition plasma television
Hide thumbs Also See for TH-58PZ750U:
Table of Contents

Advertisement

TH-58PZ750U

15.24. DG-Board (2 of 4) Block Diagram

1
2
3
4
TO
DG3
H3
HDMI_INT2
HDMI INT2
7
HDMI_SPDIF
SPDIF_IN(OPT)
9
HDMI_LRCK
HDMI LRCK
11
HDMI_SDIN
HDMI SDIN
13
HDMI_SCLK
HDMI SCLK
15
SOY
RGB_CVBS
71
MAIN_PR
MAIN_PR
74
MAIN_PB
MAIN_PB
76
MAIN_Y
MAIN_Y
78
PC_VS
PC_V
65
PC_HS
PC_H
67
FS_V
SUB_PR
58
FS_U
SUB_PB
60
FS_Y
SUB_Y
62
DTV_V
DVB_CVBS
55
DTV_LRCK
DTV_LRCK
19
DTV_DMIX
DTV_SDIN
21
DTV_SRCK
DTV_BCLK
23
RF_V
RF_V
35
RF_L
RF_L
37
RF_R
RF_R
39
TV_MAIN_ON
ECO_ON
ECO ON
5
KEY1
KEY1
27
FAN_SOS
FAN SOS
29
FAN_MAX
FAN MAX
30
TV_SUB_ON
TV_SUB_ON
32
D5614
SOS
SOUND_SOS
SOUND_SOS
42
SOS
43
GENX_RST
45
A_MON_MUTE
A_MON_MUTE
46
AUDIO_MUTE
STB_RST
AUDIO_MUTE
48
AUDIO_XRST
AUDIO_XRST
49
SDA0B
51
SDA2
KEY3
SCL0B
53
SCL2
Q5604
TO
DG1
K1
STB3.3V
D1113
SUB5V
STB3.3V
3
SUB5V
9
IC5602
RMIN
RM_IN
1
R_LED_ON
STB RESET
R_LED_ON
2
KEYSCAN3
5
2
VCC
AI_SENSOR
AI_SENSOR
7
D1120
IC1108
TO
DG2
H2
FHD9V
SW_RESET
D1111
FHD9V
1
2
VDD
DTV9V
FHD9V
2
DTV9V
8
DTV9V
9
SUB5V
SUB5V
12
SUB5V
13
SUB3.3V
SUB5V
14
DG
DIGITAL SIGNAL PROCESSOR
SUB3.3V
17
MICOM
SUB3.3V
18
MAIN9V
MAIN9V
21
HDMI INTERFACE
STB5V
STB5V
23
FULL HD
TH-58PZ750U
DG-Board (2 of 4) Block Diagram
IC4005
SUB5V
MAIN3.3V
MAIN 3.3V
IC4001
GC3FS
1
VDD
VOUT 5
CE
3
VDDE
VDDI
IC4002
SUB3.3V
MAIN_FS1.8V
MAIN 1.8V
(TO GC3FS)TDI
1
VDD
VOUT 5
CE
3
15
SCL1
SCL
SDA1
14
SDA
LPF
FS_V
Q4002
39
VIN
LPF
FS_U
Q4001
33
UIN
LPF
FS_Y
Q4000
27
YIN
IC5605
SUB5V
BT30V
BT30V
DTV9V
D5024
Q5605
5
EXT
VDD
2
BT30V DET
Q5608
DTV9V
1
VOUT
G2
S2
G1
L5612
D2
D2
D1
Q5602
SUB1.2V
STB5V
STB3.3V
D1112
IC5604
STB 3.3V
OUT
4
5
VOUT
VIN
4
SUB5V
R5642
R5644
R5641
Q5603
4
OUT
R5646
IC5603
ERROR DET
R5645
IC4004
INVERTER
G 1
VDD 5
HQ1_FRCLKIN
FRCLK IN 12
4
OUTY
INA 2
VI2CLK
CLK0
8
HPO
HPO
62
VPO
VPO
61
40
(TO HQ1L)TDO
41
JTAG
TRST
44
TMS
45
TCK 46
7
UBOUT0
3
UBOUT3
UB0-UB7
80
UBOUT4
UBOUT7
77
YGOUT0
73
YG0-YG7
YGOUT4
69
YGOUT5
65
YGOUT7
63
HQ1_XRST
NRST
18
IC5601
DC-DC CONVERTER
DTV9V
9V->1.2V,9V->1.8V
27
17
21
CB1
CB2
VB
30
OVP
VCC
23
18
OUT2-1
OUT1-1
26
20
OUT2-2
OUT1-2
24
S1
G2
S2
G1
S1
19
LX2
LX1
25
D1
D2
D2
D1
D1
8
-INC2
-INC1
7
Q5601
VO1
3
SUB1.8V
12
VO2
11
FB2
FB1
4
CTL
16
IC5600
DTV_V
DC-DC CONVERTER
DTV9V
9V->3.3V
16
VB
VCC
17
21
CB
OUT1
20
9
15
LSAT
OUT2
G2
S2
G1
S1
19
LX
D2 D2
D1
D1
8
12
CTL
-INC
Q5600
VO
23
SUB3.3V
FB
24
DTV9V
Q5606
D5612
Q5607
98
TO
GS52
DG52
1
3
5
7
12
14 13
8
11
SUB3.3V
IC5704
MAIN3.3V
RESET
DTV9V
2
VDD
IC8502
128/256 bit NOR FLASH
IC4051,53
D-LATCH(DeMPX)
ED15-ED0
EA8-EA23
SD CARD I/F
HPO
VI2HSYNC
VPO
VI2VSYNC
VI2CLK
VI2CLK
ADDRESS BUS
ADDRESS
EA8-EA23,EA24
UB0-UB7,YG0-YG7
SUB VIDEO INPUT
(PORT-B)
VI2P12-19,VI2P22-29,VI2P4
UV0-UV9,Y0-Y9,R0-R3
ADV7493 INPUT
(PORT-A)
VI1P2-9,VI1P12-19,VI1P22-29
VI1HSYNC
VI1HSYNC
VI1VSYNC
VI1VSYNC
VI1ENB
VI1ENB
VI1CKOUT
VI1CKOUT
VI1CLK
VI1CLK
ANALOG VIDEO I/F
MVDACO0
V
R
MVDACO1
C
U
B
MVDACO2
Y
Y
G
COMP
COMP
MVDACO3
COMP
CH I/F
CH0CLK
CH0CLK
CH0VAL
CH0VAL
CH0PSYNC
DIGITAL
CH0PSYNC
AUDIO
CH0DATA
CH0DATA
INPUT_I/F
AUDIO I/F
DAUDIO
DTV_DMIX
DMIX0
DTV_SRCK
SRCK0
DIGITAL
DTV_LRCK
LRCK0
AUDIO
DACCK0
PROCESSOR
IECOUT0
IECOUT0
IC4054
TEMP SENSOR
SCL1
SUB3.3V
1
SCL
SDA1
5
SDA
VDD
4
TH-58PZ750U
DG-Board (2 of 4) Block Diagram
OUT
1
11
12
13
CPU BUS I/F
IC8001
DIGITAL SIGNAL PROCESSOR
Peaks Lite2
R/G/B
DIGITAL
VIDEO
INPUT
H/V
I/F
CLK
JTAG

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents