Advertisement

Quick Links

FMC150 User Manual
r1.6
FMC150
User Manual
4DSP LLC, USA
Email:
support@4dsp.com
This document is the property of 4DSP LLC and may not be copied nor communicated to a
third party without the written permission of 4DSP Inc.
© 4DSP LLC 2010

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the FMC150 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for 4DSP FMC150

  • Page 1 FMC150 User Manual r1.6 FMC150 User Manual 4DSP LLC, USA Email: support@4dsp.com This document is the property of 4DSP LLC and may not be copied nor communicated to a third party without the written permission of 4DSP Inc. © 4DSP LLC 2010...
  • Page 2 FMC150 User Manual r1.6 Revision History Date Revision Revision 2010-08-13 Initial Draft 2010-08-13 Release after review 2010-10-20 Update oscillator details in the clock tree description. Removed DIP switch definition. 2010-10-21 Changed order code scheme 2010-11-15 Correction in block diagram 2011-01-14 Correction of section 4.2.2.
  • Page 3: Table Of Contents

    Architecture ....................... 11 4.7.3 PLL design ......................12 Power supply......................13 Controlling the FMC150....................14 Guidelines for controlling the clock tree ..............14 Guidelines for controlling the ADC ................14 Guidelines for controlling the DAC ................14 Guidelines for controlling onboard monitoring............15 Controlling onboard FANs ..................
  • Page 4: Www.4Dsp.com

    FMC150 User Manual r1.6 Warranty ........................17 Appendix A. LPC pin-out ..................... 18 FMC150 User Manual January 2012 www.4dsp.com - 4 -...
  • Page 5: Acronyms And Related Documents

    FMC150 User Manual r1.6 1 Acronyms and related documents 1.1 Acronyms Analog to Digital Converter Double Data Rate Digital Signal Processing EPROM Erasable Programmable Read-Only Memory FBGA Fineline Ball Grid Array FPGA Mezzanine Card FPGA Field Programmable Gate Array JTAG...
  • Page 6: General Description

    2 General description The FMC150 is a four channel ADC/DAC FMC daughter card. The card provides two 14-bit A/D channels and two 16-bit D/A channels which can be clocked by an internal clock source (optionally locked to an external reference) or an externally supplied sample clock. In addition there is one trigger input for customized sampling control.
  • Page 7: Installation

    4.1 Phycisal specifications 4.1.1 Board Dimensions The FMC150 card complies with the FMC standard known as ANSI/VITA 57.1. The card is a single width conduction cooled mezzanine module (with region 1 and front panel I/O). The front area holds 6 MMCX or 6 SSMC connectors. The stacking height is 10mm.
  • Page 8: Front Panel

    Figure 3: Bezel design 4.2 Electrical specifications The FMC150 card is designed to operate in LVDS mode. The FMC150 requires a VADJ voltage of +2.5V. The data converters operate in LVDS mode (clock and data pairs). All other status and control signals, like serial communication busses, operate at LVCMOS 2.5V level.
  • Page 9: Eeprom

    The protection can be removed by switching on SW1 of the DIP switch (silk screen label is “WR EN”). 4.2.1 JTAG The FMC150 card TDO pin is connected to the TDI pin to ensure continuity of the JTAG chain. TCK, TMS and TRST are left unconnected on the FMC150. 4.2.2 FMC Connector The low-pin count connector has only bank LA available and two dedicated LVDS clock pairs.
  • Page 10: Analog Input Channels

    A capacitor in front of the transformer blocks the DC path to ground which will protect the signal source in case a DC-coupled signal with offset is accidentally connected to the FMC150. FMC150 User Manual January 2012 www.4dsp.com...
  • Page 11: Analog Output Channels

    4.7.2 Architecture The FMC150 card offers a clock architecture that combines flexibility and high performance. Components have been chosen in order to minimize jitter and phase noise to reduce degradation of the data conversion performance. The user may choose to use an external sampling clock or an internal sampling clock.
  • Page 12: Pll Design

    245.76 MHz A/D sampling (divide by 2) b. enabling 491.52 MHz D/A sampling (divide by 1) 2) TCO-2111-737.28 MHz (contact 4DSP) a. enabling 245.76 MHz A/D sampling (divide by 3) b. enabling 737.28 MHz D/A sampling (divide by 1)
  • Page 13: Power Supply

    0603 Table 3: Loop filter component values 4.8 Power supply Power is supplied to the FMC150 card through the FMC connector. The pin current rating is 2.7A, but the overall maximum is limited according to Table 4. Voltage # Pins...
  • Page 14: Controlling The Fmc150

    5 Controlling the FMC150 Good knowledge of the internal structure and communication protocol of relevant onboard devices is required for controlling the FMC150. This document only provides guidelines for programming the devices. For detailed information it is recommended to refer to the datasheets listed in the related documents section of this document.
  • Page 15: Guidelines For Controlling Onboard Monitoring

    The FMC150 holds two power headers which may optionally be used to power low profile FANs glued on the devices. On the FMC150 each FAN can be switched off individually by pulling its control signal high. The control signals are connected to the GPIO on the AMC7823.
  • Page 16: Monitoring

    Two different types of cooling will be available for the FMC150. 6.3.1 Convection cooling The air flow provided by the chassis fans the FMC150 is enclosed in will dissipate the heat generated by the on board components. A minimum airflow of 300 LFM is recommended.
  • Page 17: Ordering Information

    FMC150 User Manual r1.6 9 Ordering information Part Number: FMC150-2-1-1-1 Card Type FMC150 = 0 Temperature Range Industrial (-40 C to +85 C) = 1 Commercial (0 C to +70 C) = 2 Connector Type Standard Feature – MMCX (snap coupling) = 1...
  • Page 18: Appendix A. Lpc Pin-Out

    FMC150 User Manual r1.6 Appendix A. LPC pin-out Colors indicate _CC signal and associated I/O signal groups as recommended by AV57.1 in Table 14.

Table of Contents