Download Print this page

Yamaha AD8HR Service Manual page 13

Ad converter with remote preamp
Hide thumbs Also See for AD8HR:

Advertisement

LSI PIN DESCRIPTION
HD6437042AF53 (XY721A00) CPU
PIN
NAME
NO.
1
TIOC4/DACK0/PE14
2
PE15
3
VSS
4
A0
5
A1
6
A2
7
A3
8
A4
9
A5
10
A6
11
A7
12
A8
13
A9
14
A10
15
A11
16
A12
17
A13
18
A14
19
A15
20
A16
21
VCC
22
A17
23
VSS
24
/RAS/PB2
25
/CASL/PB3
26
/CASH/PB4
27
VSS
28
/RDWR / PB5
29
A18//BACK/PB6
30
A19//BREQ/PB7
31
A20/PB8
32
A21/PB9
33
VSS
34
/RD
35
/WDTOVF
36
/WRH
37
VCC
38
/WRL
39
VSS
40
/CS1
41
/CS0
42
/IRQ3/TCLKD/PA9
43
TCLKC//IRQ2 /PA8
44
/CS3
45
/CS2
46
/IRQ1/PA5
47
TXD1
48
RXD1
49
/IRQ0/PA2
50
TXD0
51
RXD0
52
D15
53
D14
54
D13
55
VSS
56
D12
Downloaded from
www.Manualslib.com
(LSI 端子機能表)
I/O
FUNCTION
I/O
MTU I/O / DMA acknowledge / Port E
O
Port E
I
Ground
O
O
O
O
O
O
O
O
O
Address bus
O
O
O
O
O
O
O
O
I
Power supply
O
Address bus
I
Ground
I/O
Row address strobe / Port B
I/O
Column address strobe (low) / Port B
I/O
Column address strobe (high) / Port B
I
Ground
I/O
DRAM read / write / Port B
I/O
Address bus / Bus acknowledge / Port B
I/O
Address bus / Bus request / Port B
O
Address bus/ Port B
O
I
Ground
O
Read
O
Watch dog timer overflow
O
High write
I
Power supply
O
Low write
I
Ground
O
Chip select
O
Chip select
I/O
Interrupt request / Timer clock/ Port A
I/O
Timer clock / Interrupt request / Port A
O
Chip select
O
Chip select
I/O
Interrupt request / Port A
O
Data transmission
I
Data reception
I/O
Interrupt request / Port A
O
Data transmission
I
Data reception
I/O
I/O
Data bus
I/O
I
Ground
I/O
Data bus
manuals search engine
PIN
NAME
I/O
NO.
57
D11
I/O
58
D10
I/O
Data bus
59
D9
I/O
60
D8
I/O
61
VSS
I
Ground
62
D7
I/O
63
D6
I/O
Data bus
64
D5
I/O
65
VCC
I
Power supply
66
D4
I/O
67
D3
I/O
68
D2
I/O
Data bus
69
D1
I/O
70
D0
I/O
71
VSS
I
Ground
72
XTAL
I
Crystal oscillator
73
MD3
I
Mode control
74
EXTAL
I
Crystal oscillator
75
MD2
I
Mode control
76
NMI
I
Non-maskable interrupt request
77
VCC
I
Power supply
78
MD1
I
Mode control
79
MD0
I
Mode control
80
PLLVCC
I
PLL Power supply
81
PLLCAP
I
PLL capacitor
82
PLLVSS
I
PLL Ground
83
PA15 / CK
O
Port A / Clock
84
/RES
I
Power on reset
85
PE0/DREQ0
I/O
Port E / DMA request
86
PE1/DRAK0
O
Port E / DMA acknowledge
87
PE2
O
88
PE3
O
Port E
89
PE4
O
90
VSS
I
Ground
91
PF0 / AN0
I
92
PF1 / AN1
I
93
PF2 / AN2
I
Port F / Analog input
94
PF3 / AN3
I
95
PF4 / AN4
I
96
PF5 / AN5
I
97
AVSS
I
Analog ground
98
PF6 / AN6
I
Port F / Analog input
99
PF7 / AN7
I
100
AVCC
I
Power supply
101
VSS
I
Ground
102
PE5
O
Port E
103
VCC
I
Power supply
104
PE6
I/O
105
PE7
I/O
106
PE8
I/O
Port E
107
PE9
O
108
PE10
O
109
VSS
I
Ground
110
PE11
O
Port E
111
PE12
O
112
/MRES
I
Manual reset
AD8HR
MAIN: IC2
FUNCTION
13

Advertisement

loading