D-Board (2 Of 2) Block Diagram - Panasonic TH-42PZ77U Service Manual

High definition plasma television gp10dhu chassis
Hide thumbs Also See for TH-42PZ77U:
Table of Contents

Advertisement

TH-42PZ77U

15.32. D-Board (2 of 2) Block Diagram

D
FORMAT CONVERTER,
P+3.3V
P+1.2V
P+2.5V
P+3.3V
1
P+1.2V
2
P+2.5V
3
RESET
DATA
VCC
ADDRESS
IC9304
16Mbit FlashROM
(PDROM)
4
5
6
7
R
10bit
8
10bit
G
9
B
10bit
10
21bit
VCC
9bit
11
IC9402
BUS SWITCH
12
IC9504
VCC
LEVEL SHIFT
13
3.3V->5V
DATA CONTROL 8bit
14
15
SUSTAIN CONTROL
DATA 6bit
16
IC9807
17
VCC
LEVEL SHIFT
3.3V->5V
SCAN CONTROL
DATA 4bit
IC9802
IC9803
LEVEL SHIFT
VCC
3.3V->5V
SCAN CONTROL
DATA 16bit
DATA CONTROL
8bit
18
19
20
P+15V
21
TH-42PZ77U
D-Board (2 of 2) Block Diagram
PLASMA AI PROCESSOR
DATA
16bit
ADDRESS
VDD25
VDD12
VDD33
21bit
FLASH
IC9300
I/F
PD1M+(MN84524) Left
R 10bit
G 10bit
MPEG
SUB FIELD
DATA PROCESS
B 10bit
*CONTOUR CORRE.
*SF TABLE CONV.
*S/P CONV.
NOISE REDUCTION
*DATA DRIVER
HD,VD
JTAG
IIC
CLOCK
DDR-IO
CONT
PROCESSOR
CONT
PCK
OCK
36.6MHz
75MHz
IC9301
DDR-DRAM L
DATA
ADR
128Mbit
P+2.5V
DATA
16bit
VCC
VDD
IC9603
X1 X2
BUS SWITCH
DATA
16bit
X9200
P+3.3V
P+1.2V
P+2.5V
VDD25
VDD12
VDD33
JTAG
IC9400
FLASH
I/F
PD1M+(MN84524) Right
R 10bit
G 10bit
MPEG
SUB FIELD
DATA PROCESS
B 10bit
*SF TABLE CONV.
*S/P CONV.
*CONTOUR CORRE.
NOISE REDUCTION
*DATA DRIVER
HD,VD
IIC
CLOCK
DDR-IO
CONT
PROCESSOR
CONTROL
CLK OUT
PCK
OCK
75MHz
36.6MHz
DATA
ADR
VDDQ/VDD
IC9401
DDR-DRAM R
128Mbit
D20
1
2
4
5
7
9
10
11
12
13
14
15
16
17
18
19
22
24
25
26
27
6
21
30
31
SC20
C10
1
2
3
5
8
9
10
11
37
39
17
31
41
63
C11
1
2
3
5
33
35
U28A
U22A
U31C
U27C
D31
68
67
66
64
61
60
59
58
32 30
52
38
28
6
D32
68
67
66
64
36
34
U22A
U31C
Q9300
+5V
DET
DATA 18Bit
(U10A-U15C)
DATA 30Bit
(U0A-U9C)
DATA 30Bit
(D0A-D9C)
DATA 18Bit
(D10A-D15C)
CLK OUT
IC9200
CPG
DATA 30Bit
(U22A-U31C)
DATA 18Bit
(U16A-U21C)
DATA 18Bit
(D16A-D21C)
DATA 30Bit
(D22A-D31C)
SOS8_SS
DRVRST
D22A
D31C
D36
6
28
38
52
34
36
58
59
60
61
64
66
67
68
D26A
D22A
D31C
D25C
C40
63
41
31
17
35
33
11
10
9
8
5
3
2
1
96
39
13
31
41
43
45
67
U17A
U16A
U10A
U21C
U16C
U15C
30
56
38
28
26
24
2
U16A
U10A
U21C
U15C
+5V
Q9301
DET
D9300
D9301
Q9302
D9302
+5V
DET
U0A-U9C
D0A-D9C
Q9306
Q9303
+5V
INV.
DET
D9303
Q9304
Q9305
+5V
+5V
DET
DET
D9304
D9305
D16A
D10A
D21C
D15C
D35
2
24
26
28
38
40
42
56
30
32
34
58
59
D16A
D14A
D15A
D10A
D21C
D14C
D15C
D13C
C41
67
45
43
41
31
29
27
13
39
37
35
11
10
TH-42PZ77U
D-Board (2 of 2) Block Diagram
D33
C20
68
P+5V
1
67
P+5V
2
66
P+5V
3
64
+5V DET
5
ODEU2
61
ODEU3
8
LEU2
60
LEU3
9
PCU2
59
PCU3
10
CLRU2
58
CLRU3
11
CLKU1(-)
36
CLKU1(-)
33
CLKU0(+)
34
CLKU0(+)
35
CLKU3(-)
32
CLKU3(-)
37
CLKU2(+)
30
CLKU2(+)
39
52
17
U6A-U9C
38
31
28
41
U0A-U5C
6
63
D34
C30
68
P+5V
1
67
P+5V
2
66
P+5V
3
64
+5V DET
5
62
SOS8_SS
7
UEH
60
UEH
8
USL
59
USL
10
USH
58
USH
11
UML
56
UML
13
UMH
55
UMH
14
NUEL
54
NUEL
15
CLKD2(+)
36
CLKD2(+)
33
CLKD3(-)
34
CLKD3(-)
35
CLKD0(+)
32
CLKD0(+)
37
CLKD1(-)
30
CLKD1(-)
39
48
21
D0A-D1C
42
27
40
29
D3A-D3C
38
31
28
41
D2A-D2C
26
43
24
45
D4A-D9C
2
67
60
61
64
66
67
68
9
8
5
3
2
1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents