Download Print this page

Schematic Diagram - Yamaha TX-396L Service Manual

Hide thumbs Also See for TX-396L:

Advertisement

A
B

SCHEMATIC DIAGRAM

Each voltage given here represents that in the FM (98.1 MHz, STEREO) reception mode
but the one in the parentheses (
1
FRONTEND
VT : FM 87.5 MHz
1.6
98.1 MHz
4.1
108 MHz
8.3
AM 531 kHz
0.9
1080 kHz
4.1
1611 kHz
6.3
0(9.4)
FM IF
10.0(10.1)
9.9(0)
FM
9.2
(9.2)
8.6(8.6)
9.2
(9.3)
2
5.3
5.3 (5.3)
5.3
(5.3)
(5.3)
5.3 (5.4)
4.6(4.6)
4.6(4.6)
AM
AM IFT
3
0(0)
0.7(0.7)
0(0)
8.0(8.1)
0(0)
0.7(0.7)
0(0)
0(0)
0.6(0.6)
0(0)
4
4.0(3.6)
4.6(4.2)
4.0(3.6)
5
pin 24 of IC1
6
7
IC1 : LC72130 (PLL)
1
19
XIN
REFERENCE
PHASE DETECTOR
CHARGE PUMP
DIVIDER
24
20
XOUT
18
SWALLOW COUNTER
UNLOCK
1/2
FMIN
15
DETECTOR
17
1/16, 1/17 4bits
21
12bits PROGRAMMABLE
AMIN
14
DIVIDER
22
8
CE
3
DI
4
C
B
2
UNIVERSAL
DATA SHIFT REGISTER LATCH
12
I/F
COUNTER
CL
5
DO
6
VDD
16
POWER
ON
RESET
VSS
23
7
8
9
10
2
11
13
BO1
BO2
BO3
BO4
BO5
IO1
IO2
9
C
D
E
) is that in the AM (1080 kHz, MAN'L) reception mode.
DISCRIMINATOR
BALANCE
FM/AM DETECT
MONAURAL
DISTORTION
STEREO
8.6(8.6)
DISTORTION
8.8(8.8)
8.6
(8.6)
2.5(2.6)
8.8
(8.8)
7.9
2.4(2.4)
(7.9)
6.7(6.7)
3.1(2.9)
6.7
6.0(6.0)
(6.7)
3.1(3.2)
2.7(2.2)
2.5
(1.1)
AM SENSITIVITY
10.0
(10.1)
10.0(10.1)
0(10.0)
9.8(9.8)
10.0(0)
SIGNAL METER
5.5(5.6)
PLL
4.9(5.0)
0.5(10.1)
2.4 (2.4)
0(2.5)
0(0)
10.0(0)
2.4(0)
4.8(5.0)
0(9.4)
4.1(3.1)
9.8(9.9)
1.0(1.0)
4.7(4.7)
1.0(1.0)
0(5.3)
0.5(1.0)
0(0)
0.6(1.0)
0(0)
8.4(4.9)
0(0)
0(0)
0(0)
2.4 (2.4)
2.4 (2.4)
IC2 : LA1266 (AM/FM IF)
20
18
11
13
10
1
2
3
5
6
7
VCC
PD1
IF
IF
POST
FM-IF
Q. D.
BUFFER
BUFFER
AMP.
PD2
AIN1
AOUT1
21
RF
MIX
AM-IF
DET
AIN2
AOUT2
OSC
NARROW
S-
LED
REG.
OSC
AGC
BUFFER
S-METER
METER
DRIVER
GND
IFIN
22
23
24
4
14
19
17
16
F
G
MPX DECODE
2.7(8.5)
0(0)
0(0)
TP1
FM
9.5(9.6)
3.1(2.9)
2.5(2.3)
TP2
AM
TP3
9.4(10.6)
SEPARATION
5.5(5.6)
6.2(6.2)
IC3 : LA3401 (FM MPX)
22
21
20
19
18
17
16
15
14
13
12
0(0)
Phase
Vol Reg
OSC
Pilot Det
Comparator
Lamp
0(0)
Driver
VCO Stop
Symmetrical
Trigger
0.6 (0.6)
Reactance
Circuit
Stereo
0(0)
FF
FF
FF
FF
FF
Switch
38kHz
19kHz
90°
19kHz
Muting Control
Muting
Decoder
FM AM Change over
Output
Ra
Rb
Rb
Rc
Muting
FM AM Change
Rc
Vcc On
80k
1k
Muting
1k
1
2
3
4
5
6
7
8
9
10
11
pin 21 of IC3
0(0)
4.8(4.8)
0(0)
12
9
15
PIN CONNECTION DIAGRAM OF TRANSISTORS, DIODES AND ICS.
DTA114ES
8
2SC1809S(N,P)
2SC1740S(R,S)
DTC114ES
DTC144ES
2SA933S(Q,R)
H
I
LPF
0(0)
-9.9(-10.5)
0(0)
0(0)
-9.9(-10.4)
0(0)
13.5(14.6)
6.7 (7.2)
6.7
13.5(14.6)
(7.2)
MUTE SW
-7.5(-7.8)
0(0)
0(0)
6.7 (7.2)
-14.6(-15.6)
13.0(14.1)
10.0(10.1)
0(0)
6.7
10.6(10.7)
(7.2)
0(0)
10.6
(10.7)
0
-10.4
0(0)
(-11.1)
-5.8(-6.2)
-10.0
(-10.6)
-24.2
-19.7
0(0)
(-20.9)
-24.2
-15.1(-16.0)
(-24.4)
0(0)
0(0)
-23.6
(-23.8)
0.7(0.6)
-29.5(-31.1)
-24.5(-25.9)
0(0)
-15.5(-15.6)
To OPE (2)
see page 15
PK1 : ENV-17297G1 (VQ98760)
R1
Q1
22
C5
7p
L1
R8
L2
L3
DT1
1k
D5
L11
C33
C2
2200p
L10
10p
R2
R3
R9
C13
100k
100k
100
0.018u
C25
C12
0.018u
0.018u
1
2
3
4
5
6
ANT1
ANT2
GND2
GND3
BT
+B
# All voltage are measured with a 10MΩ/V DC electric volt meter.
# Components having special characteristics are marked s and must be replaced
with parts having specifications equal to those originally installed.
# Schematic diagram is subject to change without notice.
2SC2061(P,Q,R)
2SC4495
1SS133
LA3401
2SC2878(A,B)
HZS6C2TD6.0V
HZS11B2TD
HZS9A2TD9.0V
1T2
Anode
HZS242TD
22
E
E
B C
C B
C B
E
Cathode
J
K
L
TX-396L
VOLTAGE
REGULATOR
AC13.1
AC3.6
IFT
C2
Q2
L7
5p
R38
DT2
1k
R19
L5
10k
C24
C31
C32
C10
47p
7.5p
2200p
27p
C9
470p
R5
100k
R7
390k
R15
C29
C27
R12
R15
R22
R23
2p
0.018u
10k
330
330k
330
C19
Q4
5p
R10
Q6
2.7k
C18
27p
DT4
R25
R17
10
C15
L6 R13
R14
0.3p
10k
1.8k
C20
C23
C14
39p
15p
100p
7
8
IF OUT
OSC OUT
LC72130
LC866420B
LA1266
1
24
80
25
12
11
24
65
40
1
1
64
41
14

Advertisement

loading