Advertisement
Philips Semiconductors
Smart card interface
FUNCTIONAL DESCRIPTION
Power supply
The circuit operates within a supply voltage range of
6.7 to 18 V. V
and GND are the supply pins. All card
DD
contacts remain inactive during power up or down.
P
OWER UP
The logic part is powered first and is in the reset condition
until V
reaches V
. The sequencer is blocked until V
DD
th1
reaches V
+ V
.
th4
hys4
P
OWER DOWN
When V
falls below V
DD
the contacts is performed.
Voltage supervisor
This block surveys the 5 V supply of the microcontroller
(V
) in order to deliver a defined reset pulse and to avoid
SUP
any transients on card contacts during power up or down
of V
. The voltage supervisor remains active even if V
SUP
is powered-down.
P
OWER ON
As long as V
is below V
SUP
connected to pin DELAY, will be discharged. When V
rises to the threshold level, C
ALARM and ALARM remain active, and the sequencer is
blocked until the voltage on the DELAY line reaches V
P
(see Fig.4)
OWER DOWN
If V
falls below V
, C
SUP
th2
and ALARM become active, and an automatic deactivation
of the contacts is performed.
Clock circuitry (see Fig.5)
The clock signal (CLK) can be applied to the card in two
different methods:
1. Generation by a crystal oscillator: the crystal, or the
ceramic resonator (4 to 16 MHz) is connected to the
XTAL pin.
2. Use of a signal frequency (up to 20 MHz), already
present in the system and connected to the XTAL pin
via a 10 nF capacitor (see Fig.14). In both cases the
frequency is first divided-by-two.
If CMD7 (respectively CMD3.5) is LOW, the clock signal
(its frequency again divided by two) is enabled and
buffered before being fed to the CLK pin.
1996 Dec 12
, an automatic deactivation of
th4
+ V
the capacitor C
th2
hys2
will be recharged.
DEL
will be discharged, ALARM
DEL
CMD3.5 and internal ENRST are sampled in order to give
the first clock pulse the correct width, and to avoid false
pulses during frequency change.
The CLKOUT2 pins may be used to clock a
microcontroller or an other TDA8001. The signal
available when the circuit is powered up.
State diagram
Once activated, the circuit has six possible modes of
DD
operation:
Idle
Activation
Read
Write
Deactivation
Fault.
Figure 6 shows the way these modes are accessible.
I
DLE MODE
DD
After reset, the circuit enters the IDLE state. A minimum
number of circuits are active while waiting for the
microcontroller to start a session.
All card contacts are inactive
,
DEL
I/O( C) is high impedance
SUP
Voltage generators are stopped
Oscillator or XTAL input is running, delivering CLKOUT2
.
th3
Voltage supervisors are active.
The DETECT line is HIGH if a card is present (PRES and
PRES active) and LOW if a card is not present. The OFF
line is HIGH if no hardware problem is detected.
A
CTIVATION SEQUENCE
From the IDLE mode, the circuit enters the ACTIVATION
mode when the microcontroller sets the CMDVCC line
(active LOW). The I/O( C) signal must not be LOW.
The internal circuitry is activated, the internal clock starts
and the sequence according to ISO7816 is performed:
V
rises from 0 to 5 V
CC
V
rises from 0 to 5 V and I/O is enabled
PP
CLK and RST are enabled.
The time interval between steps 1 and 2 is 16 s, and
64 s between steps 2 and 3 (see Fig.7).
7
Product specification
TDA8001
1
f
is
2
xtal
Advertisement
